

# 1024-BIT CAPACITY MULTIPLEXED DYNAMIC SHIFT REGISTERS

2502 2503 2504

# SILICON GATE MOS 2500 SERIES

### DESCRIPTION

These Signetics 2500 Series 1024-bit multiplexed dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Due to on-chip multiplexing, the data rate is twice the clock rate.

### **FEATURES**

- 10 MHz TYPICAL DATA RATE
- THREE CONFIGURATIONS—QUAD 256, DUAL 512, SINGLE 1024
- LOW POWER DISSIPATION—40 μW/bit at 1 MHz DATA RATE
- LOW CLOCK CAPACITANCE-140 pF
- TTL, DTL COMPATIBLE
- STANDARD PACKAGES 8 LEAD TO-99, 8-PIN AND 16-PIN DUAL IN-LINE PACKAGE
- SIGNETICS P-MOS SILICON GATE PROCESS AND SILICONE PACKAGING TECHNOLOGIES

### **APPLICATIONS**

LOW COST SEQUENTIAL ACCESS MEMORIES LOW COST BUFFER MEMORIES CRT REFRESH MEMORIES DELAY LINE MEMORY REPLACEMENT

### PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (10 MHz typical) | while reducing power dissipation and clock input capacitance dramatically as compared to conventional technologies.

The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


# SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

### **BIPOLAR COMPATIBILITY**

The data inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

### PIN CONFIGURATIONS (Top View)



### PART IDENTIFICATION TABLE

TYPE	FUNCTION	PACKAGE		
2502B	Quad 256-bit	16-Pin Silicone DIP		
25021	Quad 256-bit	16-Pin Ceramic DIP		
2503TA	Dual 512-bit	TO-99		
2503V	Dual 512-bit	8-Pin DIP		
2504TA	Single 1024-bit	TO-99		
2504V	Single 1024-bit	8-Pin DIP		

# MAXIMUM SIGNETICS GUARANTEED RATINGS(1)

Operating Ambient Temperature (2) 0°C to +70°C Storage Temperature -65°C to + 150°C

Power Dissipation<sup>(2)</sup> at  $T_A = 70^{\circ}C$ 

TAland V Package 535mW B Package 640mW

Data and Clock Input Voltages and Supply Voltages with respect to V<sub>CC</sub>(3)

+0.3V to -20V

### NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W (TA and V package)or 125°C/W (B package).
- 3. All inputs are protected against static charge.
- 4. Parameters are valid over operating temperature range unless specified.
- 5. All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- Typical values at +25°C and nominal supply voltages.
- 8.  $V_{CC}$  tolerance is ±5%. Any variation in actual  $V_{CC}$  will be tracked directly by  $V_{1L}$ .  $V_{1H}$  and  $V_{OH}$  which are stated for a  $V_{CC}$  of exactly 5 volts.
- When cascading use 140<sub>ns</sub> minimum to allow data set-up time for driver register.

# POWER DISSIPATION VERSUS DATA RATE

### DC CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C; V_{DD} = -5V \pm 5\%; V_{CC} = +5V(8) \text{ unless otherwise noted. (See Notes 4,5,6,7).}$ 


SYMBOL	TEST	MIN	ТҮР	MAX	UNIT	CONDITIONS
ILI	Input Load Current		10	500	nA	V <sub>IN</sub> = V <sub>CC</sub> to V <sub>DD</sub> , T <sub>A</sub> = 25°C
ILO	Output Leakage Current		10	1000	nA	$V_{\phi 1} = V_{\phi 2} = -10V$ $V_{OUT} = 0.0V, T_A = 25^{\circ}C$
ILC	Clock Leakage Current		10	1000	nA	V <sub>ILC</sub> = -10V T <sub>A</sub> = 25°C
I <sub>DD</sub>	Power Supply Current		15	25	mA	Outputs at logic "0", 4 MHz data rate, $\phi$ 1 = $\phi$ 2 = 85ns continuous operation, $V_{ILC}$ = $-12V$ $T_A = 25^{\circ}C$
VIL	Input "Low" Voltage			1.05	V	
V <sub>IH</sub>	Input "High" Voltage	3.2		5.3	V	
V <sub>IHC</sub>	Clock Input "High" Voltage	4.0		5.3	٧	
VILC	Clock Input "Low" Voltage	-10		-12	V	

### AC CHARACTERISTICS

 $T_A$  = 25°C,  $V_{DD}$  = -5V ±5%;  $V_{CC}$  = +5V (8) ;  $V_{ILC}$  = -11V , (See notes 4, 5, 6, 7)


SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Rep Rate	0,0005		4	MHz	
Frequency	Data Rep Rate	0.001		8	MHz	
$\phi$ pw	Clock Pulse Width (9)	85		1	ns	See note 9
φd	Clock Pulse Delay	10			ns	
tr, tf	Clock Pulse Transition	10		1000	ns	
tw	Data Write Time (Setup)	50			ns	
<sup>t</sup> DO	Data in Overlap	10		1	ns	
ta+	Data Out			90	ns	1
CIN	Input Capacitance	2.5		5	pF	@ 1 MHz 25 mV p-p
COUT	Output Capacitance	2.5		5	pF	@ 1 MHz 25 mV p-p
$c\phi$	Clock Capacitance	130		150	pF	@ 1 MHz 25 mV p-p
VOL	Output "Low" Voltage		-0.3		v	R <sub>L</sub> =3k, depends on R <sub>L</sub> and TTL Gate
V <sub>OH1</sub>	Output "High" Voltage Driving MOS	3.6	4.0		v	R <sub>L</sub> = 5.6k
V <sub>OH2</sub>	Output "High" Voltage Driving TTL	,3.0	3.5		v	R <sub>L</sub> = 3k

# **MULTIPLEXED 4-BIT MOS SHIFT REGISTER**





# **CONDITIONS OF TEST**

# Input rise and fall times: 10nsec. Output load is 1 TTL gate.




### APPLICATIONS INFORMATION





# APPLICATIONS (Cont'd)



# **CIRCUIT SCHEMATIC**

