32-Bit Bus-Watch EDAC Error Detection And Correction unit

DESCRIPTION

The 29C532E EDAC is a very low power bus-watch 32-bit Error Detection And Correction unit (EDAC). EDAC is used in a high integrity system for monitoring and correcting data values coming from the memory space. Such a bus-watch EDAC is connected as a peripheral on the data bus and watches on and controls the integrity of the data memory.

During a processor write cycle, at each memory location (32-bit width), EDAC calculated checkword (7 or 8-bit width) is added. When performing a read operation from memory, the 29C532E verifies the entire checkword and data combination. It detects and can correct 100% of all the single-bit errors and it detects all multi-bit errors but can not correct them. All the errors are reported to the master system to allow the processor to take action as required. In case of single-bit error, the Correctable ERRor flag is set and the single-bit in error is complemented (corrected). Then, the data can be substituted to the corrupted data on the system data bus. In case of multi-bit error, the Non-Correctable ERRor flag is set, the data can not be repaired. Note that when multi-bit errors occur, there are some bit patterns which may appear as possible correctable errors. Therefore, if the environment produces this type of error, the EDAC must be used in detect-only-without-correction configuration. Data and syndrome analysis must be rapidly done.

Because the 29C532E latches the data, byte or 16-bit word write operations are possible if they take place in a readmodify-write accesses to the memory space.

When the 29C532E uses 7-checkbit, it can detect any errors on any single 1 or 4-bit memory chip. The 8-checkbit option gives the additional capability to detect all errors on any 8-bit memory chip.


FEATURES

- 32-bit Operation (7 or 8 Check Bits)
- Bus Watch Architecture
- Fast Error Detection: 32 ns
- Fast Error Correction: 39 ns
- Corrects All Single-Bit Errors Detects All Double-Bit Errors Detects Some Multi-Bit Errors Detects Chip Error (x1, x4 & x8 RAM Format)
- Correctable and Non-Correctable Error Flags
- Very Low Power CMOS
- TTL Compatible
- Single $5V \pm 10\%$ Power Supply
- High Drive Capability on Bus: 12.8 mA
- 100-Pin Multi-Layer Quad Flatpack




INTERFACE

Block Diagram





Pin Configuration



Pin Description

Name	Pin Nb.	I/O	Active	Description
Buses				
D [3124]	90, 89, 88, 87, 85, 84, 83, 74			
D [2316]	72, 71, 70, 69, 67, 66, 65, 64	I/O		Data bus. Output data on D [3124] bus is controlled by DOE [3]. Output data on D [2316] bus is controlled by DOE [2].
D [158]	37, 35, 34, 32, 31, 22, 21, 20	1/0	-	Output data on D [2510] bus is controlled by $\overline{\text{DOE}}$ [2]. Output data on D [158] bus is controlled by $\overline{\text{DOE}}$ [1]. Output data on D [70] bus is controlled by $\overline{\text{DOE}}$ [0].
D [70]	19, 17, 16, 15, 14, 12, 11, 10			
C [70]	48, 47, 45, 44, 43, 42, 40, 39	I/O	-	Checkbit bus. Output checkbit on C [70] bus is controlled by $\overline{\text{COE}}$.
Flags				
CERR	57	0	Low	Correctable ERror.
NCERR	56	0	Low	UnCorrectable ERror.
Controls				
DOE [3]	9			D ata O utput E nable for D [3124] bus.
DOE [2]	38	I	T	Data Output Enable for D [2316] bus.
DOE [1]	62	1	Low	Data Output Enable for D [158] bus.
DOE [0]	92			Data Output Enable for D [70] bus.
COE	59	Ι	Low	Checkbit Output Enable for C [70] bus.
OLE/CHK	<u>(1</u>	T	11.7	OLE Output Latch Enable for DO [310] internal bus: 1: transparent, 0: latched.
OLE/CHK	61	Ι	H/L	CHecKbit enable. Only if DIAG [0] = 0 (non active): 0: CO [70] = GCB [70]. 1: CO [70] = SY [70].
ILE	97	Ι	High	Input Latch Enable to produce DI [310] and CI [70] internal buses respectively from D [310] and C [70]: 1: transparent, 0: latched.
DLE	60	Ι	High	Diagnosis Latch Enable to produce DIA [70] internal bus from D [70] bus: 1: transparent, 0: latched.

All I/O and I buffers have a pull-up resistor $\approx 100~K\Omega.$

Pin Description (continue)

Name	Pin Nb.	I/O	Active	Description
Controls				
SYNCHK	98	Ι	Low	SYN drome & CH ec K bit enable. During a read mode: 0: DO [3124] = DIA [70], DO [2316] = SY [70], DO [158] = CI [70], DO [70] = DIA [70]. 1: DO [310] = CDO [310].
CORRECT	8	Ι	High	CORRECTion enable. Only if <u>SYNCHK</u> = 1 (non active): 1: DO [310] = CDO [310]. 0: DO [310] = DI [310].
N39	99	Ι	High	Code le N gth equals 39 : 1: the EDAC uses 7 check bits. 0: the EDAC uses 8 check bits.
DIAG [1]	95			DIAG nosis mode 1. Diagnosis detect & correct: 1: RCB [70] = DIA [70]. 0: RCB [70] = CI [70].
DIAG [0]	94	Ι	High	DIAG nosis mode 0. Diagnosis generate: 1: CO [70] = DIA [70]. 0: CO [70] = SY [70] or GCB [70] following the OLE/CHK value.
Power (Buffers)			
Vcc _B	13, 30, 41, 58, 68, 86, 96	-	-	Buffers supply (5V nominal)
Gnd _B	2, 18, 36, 46, 63, 73, 91	-	-	Buffers 0V reference
Power (Core)				
Vcc _C	53	-	-	Core supply (5V nominal)
Gnd _C	93	-	-	Core 0V reference

All I/O and I buffers have a pull-up resistor ≈ 100 KO.

CHECKBIT GENERATION

The checkbit generator produces 8 checkbits (whatever N39 value) from the incoming data DI [31..0] according the following table (Table 1).

GCB	Parity															D	[[3	31(0]														
[70]	Tanty	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Even (XOR)	3	3	3	3				3			3	3	3				3				3	3	3	3			3	3			3	
1	Even (XOR)		3		3			3	3				3			3	3	3		3	3			3	3	3	3		3	3			
2	Odd (NXOR)	3					3				3			3	3		3	3	3				3		3		3	3	3	3	3	3	
3	Even (XOR)	3	3			3				3	3			3				3	3	3	3		3	3	3	3			3				3
4	Odd (NXOR)		3	3		3	3	3	3			3		3		3					3		3	3					3	3	3		3
5	Even (XOR)	3					3	3		3		3	3		3				3	3		3	3	3	3		3	3					3
6	Even (XOR)	3	3	3	3	3				3	3			3	3	3	3	3				3				3					3	3	
7	Odd (NXOR)					3	3	3	3		3	3				3	3		3		3	3				3	3				3	3	3

Table 1. Checkbit generation (3 indicates bit of D [31..0] used in the parity calculation)

Example: To create GCB [3], bit 31, 30, 27, 23, 22, 19, 15, 14, 13, 12, 10, 9, 8, 7, 4 and 0 of DI [31..0] are XORed together.

If SRAM devices 1 or 4-bit are used in a memory system controlled by the 29C532E EDAC, it is only necessary to store 39 bits (D [31..0] & C [6..0]).

If SRAM devices 8-bit are used in a memory system controlled by the 29C532E EDAC, 40 bits (D [31..0] & C [7..0]) must be stored.

SYNDROME GENERATION

The syndrome generator produces 8 syndrome-bits (whatever N39 value) from the incoming data DI [31..0] and the associated checkbit RCB [7..0] (via CI [7..0] or DIA [7..0] following DIAG [1] value) according the following table (Table 2).

SY	Parity														D	I [31	0]														Parity		R	C	B [7(0]	٦
[70]	I ality	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0	1 ai ity	7	6	5	4 3	3 2	1	0
0	Even (XOR)	3	3	3	3				3			3	3	3				3				3	3	3	3			3	3		3		Even (XOR)							3
1	Even (XOR)		3		3			3	3				3			3	3	3		3	3			3	3	3	3		3	3			Even (XOR)						3	
2	Odd (NXOR)	3					3				3			3	3		3	3	3				3		3		3	3	3 3	3 3	3 3		Even (XOR)					3		
3	Even (XOR)	3	3			3				3	3			3				3	3	3	3		3	3	3	3			3			3	Even (XOR)				~	3		
4	Odd (NXOR)		3	3		3	3	3	3			3		3		3					3		3	3					3	3 3	3	3	Even (XOR)				3			_
5	Even (XOR)	3					3	3		3		3	3		3				3	3		3	3	3	3		3	3				3	Even (XOR)			3				
6	Even (XOR)	3	3	3	3	3				3	3			3	3	3	3	3				3				3				1	3 3		Even (XOR)		3					
7	Odd (NXOR)					3	3	3	3		3	3				3	3		3		3	3				3	3			(1)	3 3	3	Even (XOR)	3					Π	

Table 2. Checkbit generation (3 indicates bit of D [31..0] used in the parity calculation)

The syndrome bit SY[x] is the XOR of the received checkbit RCB[x] and the parity calculation on DI [31..0].

Example: To create SY [1], bit 30, 28, 25, 24, 20, 17, 16, 15, 13, 12, 9, 8, 7, 6, 4 and 3 of DI [31..0] are NXORed together. Then, the result is XORed with the associated checkbit RCB [1] of the checkbit byte read at the same address than the data word DI [31..0].

If SRAM devices 1 or 4-bit are used in a memory system controlled by the 29C532E EDAC, only 39 bits (D [31..0] & C [6..0]) are checked and the generated syndrome word is 7-bit width.

If SRAM devices 8-bit are used in a memory system controlled by the 29C532E EDAC, 40 bits (D [31..0] & C [7..0]) are checked, the generated syndrome word is 8-bit width.

SYNDROME DECODING

The syndrome decoder generates the error flags $\overline{\text{CERR}}$ (Correctable ERror) and $\overline{\text{NCERR}}$ (Non-Correctable ERror). It mainly provides corrected data word to the system bus if a correctable error occurs.

In case of single bit-error, using the syndrome value, this block decodes which bit is in error and complements it to correct the data word. This correction is only made on the 32 bits of data not on the checkbit word.

The inputs of the syndrome decoder are:

- the 32 bits of data coming from the system data bus,
- the syndrome coming from the syndrome generator,
- the control signal N39. N39 signal controls if 39 or 40 bits will be decoded from the entire word.

				h	ex	0	1	2	3	4	5	6	7
Syn	dr	on	ne		7	0	0	0	0	0	0	0	0
	bit		• •		6	0	0	0	0	1	1	1	1
SY	[/		וי		5	0	0	1	1	0	0	1	1
				_	4	0	1	0	1	0	1	0	1
hex			1										
0	0	0	0	0		N.E.D	C [4]	C [5]		C [6]		D[11]	
1	0	0	0	1		C [0]			D[21]		D[29]		
2	0	0	1	0		C [1]			D[25]		D[17]		
3	0	0	1	1			D[24]	D[20]		D[28]			
4	0	1	0	0		C [2]			D[26]		D[2]	D[18]	
5	0	1	0	1				D[5]		D[1]			
6	0	1	1	0			D[3]	D[6]		D[16]			
7	0	1	1	1									
8	1	0	0	0		C [3]			D[0]		D[27]	D[23]	
9	1	0	0	1									
Α	1	0	1	0			D[12]	D[13]		D[7]			
В	1	0	1	1					D[9]		D[30]		
С	1	1	0	0				D[14]		D[22]			
D	1	1	0	1					D[10]		D[19]	D[31]	
Е	1	1	1	0									
F	1	1	1	1			D[4]	D[8]		D[15]			

Table 3. 7-bit syndrome word to bit-in-error (N39=1)

Note:

D

N.E.D = No Error Detected,

$$[x] = Data bit-in-error,$$

= Multi-bit-in-error.

Γ			l	hex	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
Syn			ne	7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	bit			6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
SY	[/		-ני	5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
hex	3	2	1 (4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	0	0	0 ()	N.E.D	C [4]	C [5]		C [6]				C [7]						D[11]	
1	0	0	0 1	1	C [0]	J				D[29]						D[21]				
2			1 (C [1]											D[25]		D[17]		
3	0	0	1 1	1			D[20]		D[28]					D[24]						
4			0 (C [2]						D[18]					D[26]		D[2]		
			0 1				D[5]										D[1]			
-			1 (D[3]									D[6]		D[16]			
			1 1																	
8			0 (C [3]						D[23]					D[0]		D[27]		
9			0																	
Α			1 (D[13]							D[12]			D[7]			
B			1 1					D[9]		D[30]										
С			00												D[14]		D[22]			
D								D[10]		D[19]	D[31]									
Ε	1		1 (
F	1	1	11	1		D[4]	D[8]		D[15]											

 Table 4.
 8-bit syndrome word to bit-in-error (N39=0)

Note:

 $\mathbf{N.E.D} = \mathbf{No} \mathbf{Error} \mathbf{Detected},$

D [x] = Data bit-in-error,

C [x] = Check bit-in-error,

= Multi-bit-in-error.

7-BIT SYNDROME WORD

This feature is available when the N39 pin is driven at a high level.

No Error

If there is no error in the read data or checkbit, all the syndrome word is "00". The EDAC flags are inactive.



Single Bit-In-Error

When the Memory Data word (D [31..0] & C[6..0]) read has one bit-in-error, the 20C532E EDAC develops a code (syndrome) which indicates the bit in error (each bit have its own syndrome value). In this case, the syndrome decoder sets low the correctable error flag \overline{CERR} , but \overline{NCERR} flag remains at high level.

In case of single bit-error on D [31..0], if the control lines $\overline{\text{SYNCHK}}$ = non active and CORRECT = active, the corrected value (CDO [31..0]) is available on DO [31..0] internal bus and the syndrome word is available on CO [6..0]. The corrected value is obtains to complement the bit-in-error.

In same conditions, if a single bit-error occurs on C [6..0], the corrected value of the checkbit is not available in the device.

 Table 5.
 7-bit syndrome word for single bit-error.

D[3116]	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SY	0x6D	0x5B	0x51	0x43	0x58	0x34	0x32	0x13	0x68	0x4C	0x31	0x23	0x5D	0x64	0x52	0x46
D[150]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SY	a 17		0.0.1	0 4 4	0 10	0.00	0.00		0 4 4	0.06		0 1 1	0 1 6	0 54	0.47	0x38

C[70]	-	6	5	4	3	2	1	0
SY		0x40	0x20	0x10	0x08	0x04	0x02	0x01

Double Bit-In-Error

When the Memory Data word (D [31..0] & C[6..0]) read has two bit-in-error, the 20C532E EDAC develops a syndrome different of 0x00. The syndrome value generated by a double bit-in-error never takes place of a syndrome value generated by a single bit-in-error. In this case, the syndrome decoder sets low the non correctable error flag NCERR and CERR flag remains at high level.

Example: If data D [12] and D [9] are incorrect, syndrome bit SY [5] and SY [0] are set to one (SY=0x21), NCERR flag is set low (CERR flag remains at high level).

Triple Bit-In-Error

When the Memory Data word (D [31..0] & C[6..0]) read has three bit-in-error, the 20C532E EDAC develops a syndrome different of 0x00. The syndrome value generated by a triple bit-in-error can have any value, even a syndrome value normally generated by a single bit-in-error. NCERR flag or CERR flag can be activated following the value of the generated syndrome.

- Example: If data D [28], D [18] and D [1] are incorrect, syndrome bit SY [6], SY [5] and SY [1] are set to one (SY= 0x62), NCERR flag is set low (CERR flag remains at high level).
- Eault example: If data D [24], D [12] and D [3] are incorrect, syndrome bits SY [4..0] are set to one (SY= 0x1F). The syndrome is decoded by the 29C532E EDAC has being a correctable error on D [4]. Then, CERR flag is set low and NCERR flag remains at high level. A correction would cause more errors.

Multi Bit-In-Error

When the Memory Data word (D [31..0] & C[6..0]) read has four or more bit-in-error, the 20C532E EDAC develops a non controlled syndrome. This syndrome can take any value, from 0x00 (No Error Detected) to specific syndrome value of single bit-in-error.

4-Bit Wide Memory Error

The 7 checkbit code can be used to provide error detection for up to four errors occuring in the following fields:

- D [31..28],
- D [27..24],
- D [23..20],
- D [19..16],
- D [15..12],
- D [11..8],
- D [7..4],
- D [3..0],
- C [6..4],
- C [3..0].

The 29C532E EDAC can flag any number of errors in 4-bit wide memory chip. If the one device returns from one to four bit-in error, the $\overrightarrow{\text{CERR}}$ and $\overrightarrow{\text{NCERR}}$ flags are generated following the error type and the generated syndrome takes a value which never overlaps the code of a single bit-in-error. This is a restriction to triple and multi bit-in-error.

Example:	If the device controlling D [2320] generates error, the 15 possible codes are different of 0x00 and of
	those describing a single bit-in-error.

Bit in error	23	22	21	20	23 22	23 21	23 20	22 21	22 20	21 20	23 22 21	23 22 20	23 21 20	22 21 20	23 22 21 20
SY	0x68	0x4C	0x31	0x23	0x24	0x59	0x4B	0x7D	0x67	0x12	0x15	0x07	0x00	0x7A	0x36
CERR	3	3	3	3	-	-	-	-	-	-	-	-	-	-	-
NCERR	-	-	-	-	3	3	3	3	3	3	3	3	3	3	3

8-BIT SYNDROME WORD

This feature is available when the N39 pin is driven at a low level.

No Error

If there is no error in the read data or checkbit, all the syndrome word is "00". The EDAC flags are inactive.



Single Bit-In-Error

When the Memory Data word (D [31..0] & C[7..0]) read has one bit-in-error, the 20C532E EDAC develops a code (syndrome) which indicates the bit in error (each bit have its own syndrome value). In this case, the syndrome decoder sets low the correctable error flag CERR, but NCERR flag remains at high level.

In case of single bit-error on D [31..0], if the control lines $\overline{\text{SYNCHK}}$ = non active and CORRECT = active, the corrected value (CDO [31..0]) is available on DO [31..0] internal bus and the syndrome word is available on CO [7..0]. The corrected value is obtains to complement the bit-in-error.

In same conditions, if a single bit-error occurs on C [7..0], the corrected value of the checkbit is not available in the device.

 Table 6.
 8-bit syndrome word for single bit-error.

D[3116]	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SY	0x6D	0x5B	0x51	0x43	0xD8	0xB4	0xB2	0x93	0x68	0xCC	0xB1	0x23	0x5D	0x64	0xD2	0xC6
										•						
D[150]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SY	0x4F	0xAC	0x2A	0x9A	0xE0	0x3D	0x3B	0x2F	0xCA	0xA6	0x25	0x1F	0x16	0x54	0xC5	0xB8

C[70]	7	6	5	4	3	2	1	0
SY	0x80	0x40	0x20	0x10	0x08	0x04	0x02	0x01

Double Bit-In-Error

When the Memory Data word (D [31..0] & C[7..0]) read has two bit-in-error, the 20C532E EDAC develops a syndrome different of 0x00. The syndrome value generated by a double bit-in-error never takes place of a syndrome value generated by a single bit-in-error. In this case, the syndrome decoder sets low the non correctable error flag NCERR and CERR flag remains at high level.

Example: If data D [24] and D [3] are incorrect, syndrome bit SY [7, 2, 0] are set to one (SY=0x85), NCERR flag is set low (CERR flag remains at high level).

Triple Bit-In-Error

When the Memory Data word (D [31..0] & C[7..0]) read has three bit-in-error, the 20C532E EDAC develops a syndrome different of 0x00. The syndrome value generated by a triple bit-in-error can have any value, even a syndrome value normally generated by a single bit-in-error. NCERR flag or CERR flag can be activated following the value of the generated syndrome.

- Example:If data D [25], D [20] and D [6] are incorrect, syndrome bit SY [5, 4, 2, 1, 0] are set to one (SY=0x37),
NCERR flag is set low (CERR flag remains at high level).
- Eault example: If data D [30], D [15] and D [0] are incorrect, syndrome bits SY [7, 5, 3, 2] are set to one (SY=0xAC). The syndrome is decoded by the 29C532E EDAC has being a correctable error on D [14]. Then, \overline{CERR} flag is set low and \overline{NCERR} flag remains at high level. A correction would cause more errors.

Multi Bit-In-Error

When the Memory Data word (D [31..0] & C[7..0]) read has four or more bit-in-error, the 20C532E EDAC develops a non controlled syndrome. This syndrome can take any value, from 0x00 (No Error Detected) to specific syndrome value of single bit-in-error.

4-Bit Wide Memory Error

The 8 checkbit code can be used to provide error detection for up to four errors occuring in the following fields:

- D [31..28],
- D [27..24],
- D [23..20],
- D [19..16],
- D [15..12],
- D [11..8],
- D [7..4],
- D [3..0],
- C [7..4],
- C [3..0].

The 29C532E EDAC can flag any number of errors in 4-bit wide memory chip. If the one device returns from one to four bit-in error, the \overline{CERR} and \overline{NCERR} flags are generated following the error type and the generated syndrome takes a value which never overlaps the code of a single bit-in-error. This is a restriction to triple and multi bit-in-error.

Example: If the device controlling D [7..4] generates error, the 15 possible codes are different of 0x00 and of those describing a single bit-in-error.

Bit in error	7	6	5	4	7 6	7 5	7 4	6 5	6 4	5 4	7 6 5	7 6 4	7 5 4	6 5 4	7 6 5 4
SY	0xCA	0xA6	0x25	0x1F	0x6C	0xEF	0xD5	0x83	0xB9	0x3A	0x49	0x73	0xF1	0x9C	0x56
CERR	3	3	3	3	-	-	-	-	-	-	-	-	-	-	-
NCERR	-	-	-	-	3	3	3	3	3	3	3	3	3	3	3

8-Bit Wide Memory Error

The 8 checkbit code can be used to provide error detection for up to eight errors occuring in the following fields:

- D [31..24],
- D [23..16],
- D [15..8],
- D [7..0],
- C [7..0].

The 29C532E EDAC can flag any number of errors in 8-bit wide memory chip. If the one device returns from one to eight bit-in error, the $\overrightarrow{\text{CERR}}$ and $\overrightarrow{\text{NCERR}}$ flags are generated following the error type and the generated syndrome takes a value which never overlaps the code of a single bit-in-error. This is a restriction to triple and multi bit-in-error.

TRANSACTIONS

Control

The controller guides The data flow in the 29C532E EDAC. This data flow control defines the value of the output buses DO [31..0] & CO [7..0] and the checkbit bus RCB [7..0]:

- SYNCHK and CORRECT control flow on DO [31..0],
- OLE/CHK and DIAG [0] control flow on CO [7..0],
- DIAG [1] controls flow on RCB [7..0].

Table 7. Data Flow Control

	SYNCHK	CORRECT	Connected to
	High	High	CDO [310]
DO [310]	High	Low	DI [310]
	Low	X	DIA [70] // SY [70] // CI [70] // DIA[70]

	OLE/CHK	DIAG [0]
	Low	Low
CO [70]	High	Low
	х	High

Connected to	
GCB [70]	
SY [70]	
DIA [70]	

	DIAG [1]	Connected to
RCB [70]	Low	CI [70]
KCD [70]	High	DIA [70]

Eight signals are used to supervise the transactions:


- DOE [3..0] control Data Output Buffers,
- COE control Checkbit Output Buffer.
- OLE/CHK controls Data Output Latch,
- ILE controls Checkbit and Data Input Latchs,
- DLE controls Diagnostic Input Latch.

EMIC

Semiconductors




Memory Write



SYNCHK	CORRECT	OLE/CHK	DOE [30]	ILE	COE	DLE	DIAG [1]	DIAG [0]	N39
High	High	Low	High	ΗÿL	Low	Low	Low	Low	H or L

Memory Read

... Till Error Generation




SYNCHK	CORRECT	OLE/CHK	DOE [30]	ILE	COE	DLE	DIAG [1]	DIAG [0]	N39
High	High	Low	High	ΗÿL	High	Low	Low	Low	H or L



Memory Read (continue)

... With Correction - Single Bit-in-error



SYNCHK	CORRECT	OLE/CHK	DOE [30]	ILE	COE	DLE	DIAG [1]	DIAG [0]	N39
High	High	L/H(*)	High	Low	Low	Low	Low	Low	H or L

(*) when $OLE/\overline{CHK} = H$, then CO [7..0] = SY [7..0] (placed in schematic), when $OLE/\overline{CHK} = L$, then CO [7..0] = GCB [7..0].

Byte Memory Write - Read Modify Write

A) 32-bit Data Memory + Checkbit Read

ICHK	RECT	//CHK	OE BOD	DOE			LE		LE	DL	AG	39
SYN	COR	OLE	[3]	[2]	[1]	[0]	II	C	D	[1]	[0]	N
Η	Н	L	Н	Н	Н	Н	н L	Н	L	[0]	[0]	Х

	С			
[3124]	[2316]	[158]	[70]	[70]
In	In	In	In	In

B) Preparing of 32-bit Corrected Data


CHK	RECT	/CHK		DC	DE		ĽΕ	OE	LE	DL	AG	39
NYS	COR	OLE/	[3]	[2]	[1]	[0]	Π	C	D	[1]	[0]	Z
Н	Н	$_{L}^{H}$	Н	Н	Н	Η	L	Н	L	[0]	[0]	X

	D									
[3124]	[2316]	[158]	[70]		[70]					
H.Z	H.Z	H.Z	H.Z		H.Z					

C) 8-bit Data Memory + Checkbit Write

ICHK	RECT	E/CHK	DOE				OE	LE	DL	AG	39	
SYN	COR	OLE	[3]	[2]	[1]	[0]	II	Ŭ	D	[1]	[0]	Z
Н	Н	ΗL	L	L	L	Н	Н	L	L	[0]	[0]	Х


	D							
[3124]	[2316]	[158]	[70]		[70]			
In-Out	In-Out	In-Out	In		Out			





SIGNAL TIMING

Memory Write




	tsu1	th1	tpd1	tpd16	tpd9	ton	toff	tpw
Max (ns)			30	38	20	14	14	
min (ns)	6	5						5



TEMIC Semiconductors


Memory Read



	tpd18	tpd7	tpd3	tpd19	tpd8	tpd4
Max (ns)	41	32	34	45	35	37
min (ns)						




Memory Read With Correction



	tpd11	tpd6	tpd10	tpd2	ton	tpd1	tpd5	tpd9	tsu1	tpd3	tpd7	tpd4	tpd8
Max (ns)	20	38	18	39	14	30	29	20		34	32	37	35
min (ns)									6				

29C532E

Memory Byte Write (Read Modify Write)



	tsu1	th1	tpd2	tpd6	ton	tsu2	tsu3
Max (ns)			39	38	14		
min (ns)	6	5				34	32

	tpd1	tpd16	tpw	tpd7	tpd3	tpd8	tpd4
Max (ns)	30	38		32	34	35	37
min (ns)			5				

The information contained in this document is subject to change without notice.

No responsibility is assumed by TEMIC MATRA MHS for using this publication and/or circuits described herein, nor for any possible infringements of patents or other rights of third parties which may result from its use.

Preview