

description

The 60A series of 3 Bit Programmable Digital Delay Modules are Schottky TTL buffered delay lines providing eight equal incremental delay steps acting between the input and output. Three input select pins S0, S1 and S2 are used to programme the desired delay and an output enable pin E is active low. The input select pins S0, S1, S2 and the output enable pin E are all standard Schottky logic input compatible. The delay input at pin 4 requires a higher drive such as a dedicated TTL output. See specification table over. The output is directly TTL compatible and the module is a 16 pin dual-in-line configuration having an industry standard pin-out.Internal termination of the delay line is incorporated so that additional external components are not required. These modules are particularly suitable as precision adjustable delays.

absolute maximum ratings over operating free-air temperature range

Supply voltage V _{cc}
Input voltage
Min. pulse width as % of total delay
Input pulse repetition rate PRR
Output rise time
Operating free-air temperature range
Storage temperature range
Temperature coefficient of delay
Lead temperature 1.5mm from case for 10 seconds
drive capabilities
Logic 0 output
Logic 1 output

60A Series 3 Bit Programmable 16 Pin Moulded DIP

PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
V _{IH} High-level input voltage		2			v
V _{IL} Low-level input voltage				0.8	v
V _{OH} High-level output voltage	V _{IH} =2V, I _{DH} =-0.8mA V _{CC} =4.75V	2.4	3.4		V
VoL Low-level output voltage	Vcc = 4.75V I _{OL} =16mA,V _{IL} =0.8V		0.2	0.4	V
lcc Supply current Inputs all high outputs all open	Vcc=5.25V V _{IH} = 4.5V		29	48	mA

electrical specifications over operating free-air temperature range

· · _

Note: The input is an unbuffered LC network connection and should be driven from a dedicated TTL buffer such as 74AS04 or similar.

60A Series 3 Bit Programable 16 Pin Moulded DIP

delay characteristics Vcc = 5V, Ta = 25C, no load at output; input test pulse voltage of 3.2V, pulse width 100% of total delay, rise time 3ns.

delay tolerance from input to tap $\pm 2ns$ or $\pm 5\%$ whichever is greater

60A SERIES 16 Pin DIP Package style J with pins 1, 2, 3, 6, 12, 13, 14, and 15 missing

PART No	ZERO STEP (ns)	TOTAL DELAY (ns) ±5% (1)	PER STEP (ns)	PART No	ZERO STEP (ns)	TOTAL DELAY (ns) ±5% (1)	PER STEP (ns)
60A - 014 60A - 021 60A - 028	7+2	14 21 28	1 ± 0.5 2 ± 0.6 3 ± 0.7	60A - 056 60A - 063 60A - 070	7+2	56 63 70	7 ± 1.4 8 ± 1.6 9 ± 1.8
60A - 035 60A - 042 60A - 049		35 42 49	4 ± 0.8 5 ± 1.0 6 ± 1.2	60A - 077 60A - 084 60A - 091	, <u> </u>	77 84 91	10 ± 2.0 11 ± 2.0 12 ± 2.0

Note: Delays measured at 1.5V on leading edge, Rise Time measured from 0.75V to 2.4V (1) or $\pm 2ns$ whichever is greater.

Function	table
----------	-------

ENABLE	ADDRESS			DELAY OUT
Ē	S2	S1	SO	
H L L L L L L	X L L L I I I I I	XLLTTLLTT	XLHLHLHLH	L T0 T1 T2 T3 T4 T5 T6 T7

27

