

Simplifying System Integration™





DESCRIPTION

The Teridian 73S8024C is a single smart card interface IC. It provides full electrical compliance with ISO-7816-3, EMV 4.0 and NDS specifications¹.

Interfacing with the system controller is done through the control bus, composed of digital inputs to control the interface, and one interrupt output to inform the system controller of the card presence and faults. Data exchange with the card is managed from the system controller using the I/O line (and eventually the auxiliary I/O lines). Hardware support for auxiliary I/O lines, C4 / C8 contacts, is provided.

The card clock signal can be generated by an on-chip oscillator using an external crystal or by connection to a clock signal coming from the system controller.

The Teridian 73S8024C device incorporates an ISO-7816-3 activation/deactivation sequencer that controls the card signals. Level shifters drive the card signals with the selected card voltage (3 V or 5 V), coming from an internal DC-DC converter.

With its high-efficiency DC-DC converter, the Teridian 73S8024C is a cost-effective solution for any smart card reader application to be powered from a single 2.7 V to 3.6 V power supply.

Emergency card deactivation is initiated upon card extraction or upon any fault generated by the protection circuitry. The fault can be a V_{DD} (digital power supply) or a V_{CC} (card power supply) failure, a card over-current, or an over-heating fault.

ADVANTAGES

- The only smart card interface IC firmware compatible with the TDA8004 operating with a single 2.7 V to 3.6 V power supply (allows removal of 5 V from the system)
- The inductor-based DC-DC converter provides higher current and efficiency than the usual charge-pump capacitor-based converters
 - \rightarrow Ideal for battery-powered applications
 - \rightarrow Suitable for high current cards and SAMs: (100 mA max)
- Power down mode: 2 μA typical

73S8024C Smart Card Interface

DATA SHEET

April 2009

FEATURES

- Card Interface:
 - Complies with ISO-7816-3, EMV 4.0 and NDS¹
 - A DC-DC Converter provides 3V / 5V to the card from an external power supply input
 - High-efficiency converter: > 80% @ V_{DD}=3.3 V, V_{CC}=5 V and I_{CC} = 65 mA
 - Up to 100 mA supplied to the card
 - ISO-7816-3 Activation / Deactivation sequencer with emergency automated deactivation on card removal or fault detected by the protection circuitry
 - Protection includes 2 voltage supervisors which detect voltage drops on card V_{CC} and on V_{DD} power supplies
 - The V_{DD} voltage supervisor threshold value can be externally adjusted
 - True over-current detection (150 mA max.)
 - 2 card detection inputs, 1 for each possible user polarity
 - Auxiliary I/O lines, for C4/C8 contact signals
 - Card clock up to 20 MHz

System Controller Interface:

- 3 Digital inputs control the card activation / deactivation, card reset and card voltage
- 4 Digital inputs control the card clock (division rate and card clock stop modes)
- 1 Digital output, interrupt to the system controller, allows the system controller to monitor the card presence and faults.
- Crystal oscillator or host clock, up to 27 MHz
- Power Supply: V_{DD} 2.7 V to 3.6 V
- Power Down mode
- 6 kV ESD Protection on the card interface
- Package: SO28

APPLICATIONS

- Set-Top-Boxes , DVD / HDD Recorders
- Point of Sales and Transaction Terminals
- Control Access and Identification

¹ Pending NDS approval.

FUNCTIONAL DIAGRAM




Figure 1: 73S8024C Block Diagram

Table of Contents

1	Pin Description	4
	1.1 Card Interface	
	1.2 Miscellaneous Inputs and Outputs	
	1.3 Power supply and ground1.4 Microcontroller Interface	
2	System Controller Interface	
_	•	
3	Oscillator	
4	DC-DC Converter – Card Power Supply	
5	Over-temperature Monitor	7
6	Voltage Supervision	8
7	Power Down	8
8	Activation Sequence	9
9	Deactivation Sequence	10
10	OFF and Fault Detection	11
11	I/O Circuitry and Timing	12
12	Typical Application Schematic	13
13	Electrical Specification	
	13.1 Absolute Maximum Ratings	
	13.2 Recommended Operating Conditions	
	13.3 Card Interface Characteristics	
	13.4 Digital Signals 13.5 DC Characteristics	
	13.6 Voltage / Temperature Fault Detection Circuits	
14	Mechanical Drawings (28-SO)	19
15	Package Pin Designation (28-SO)	
16	Ordering Information	
17	Related Documentation	
18	Contact Information	
	ision History	
- NGA	131011 1 113101 y	_ _

Figures

Figure 1: 73S8024C Block Diagram	2
Figure 2: Power Down Mode Operation	
Figure 3: Activation Sequence - RSTIN low when CMDVCC goes low	
Figure 4: Activation Sequence - RSTIN high when CMDVCC goes low	10
Figure 5: Deactivation Sequence	11
Figure 6: Timing Diagram – Management of the Interrupt Line OFF	11
Figure 7: I/O and I/OUC State Diagram	12
Figure 8: I/O – I/OUC Delays: Timing Diagram	12
Figure 9: 73S8024C Typical Application Schematic	13
Figure 10: DC – DC Converter efficiency ($V_{CC} = 5 V$)	16
Figure 11: DC – DC Converter Efficiency (V _{CC} = 3 V)	16
Figure 12: 28 Lead SO	

Table

Table 1: Choice of VCC Pin Capacitor7

1 Pin Description

1.1 Card Interface

Name	Pin (SO)	Description	
IO	11	Card I/O: Data signal to/from card. Includes a pull-up resistor to $V_{\text{CC.}}$	
AUX1	13	AUX1: Auxiliary data signal to/from card. Includes a pull-up resistor to $V_{\mbox{\scriptsize CC.}}$	
AUX2	12	AUX2: Auxiliary data signal to/from card. Includes a pull-up resistor to $V_{\text{CC.}}$	
RST	16	Card reset: provides reset (RST) signal to card.	
CLK	15	Card clock: provides clock (CLK) signal to card. The rate of this clock is determined by crystal oscillator frequency and CLKDIV selections.	
PRES	10	ard Presence switch: active high indicates card is present. Includes a pull- own current source.	
PRES	9	Card Presence switch: active low indicates card is present. Includes a pull-up current source.	
VCC	17	Card power supply: logically controlled by the sequencer, output of DC-DC converter. Requires an external filter capacitor to the card GND.	
GND	14	Card ground.	

1.2 Miscellaneous Inputs and Outputs

Name	Pin (SO)	Description
XTALIN	24	Crystal oscillator input: can either be connected to crystal or driven as a source for the card clock.
XTALOUT	25	Crystal oscillator output: connected to crystal. Left open if XTALIN is being used as an external clock input.
VDDF_ADJ	18	V_{DD} fault threshold adjustment input: this pin can be used to adjust the V_{DDF} value (that controls deactivation of the card). Must be left open if unused.
NC	7	Non-connected pin.

1.3 Power supply and ground

Name	Pin (SO)	Description	
VDD	6, 21	ystem controller interface supply voltage, supply voltage for internal power upply and DC-DC converter power supply source.	
GND	4	C-DC converter ground.	
GND	22	Digital ground.	
LIN	5	External inductor. Connect external inductor from pin 5 to $V_{\text{DD}}.$ Keep the inductor close to pin 5.	

1.4 Microcontroller Interface

Name	Pin (SO)	Description				
CMDVCC	19	Command V_{CC} (negative assertion): Logic low on this pin causes the DC-DC converter to ramp the V_{CC} supply to the card and initiates a card activation sequence.				
5V/ 3V	3	5 volt / 3 volt card selection: Logic one selects 5 volts for V_{CC} and card interface, logic low selects 3 volt operation. When the part is to be used with a single card voltage, this pin should be tied to either GND or V_{DD} . However, it includes a high impedance pull-up resistor to default this pin high (selection of 5 V card) when unconnected.				
PWRDN	8	activated; all inte lowest power cor session (= PWRI	Power Down control input (active high): When Power Down (PD) mode is activated; all internal analog functions are disabled to place the 73S8024C in its lowest power consumption mode. The PD mode is allowed only out of a card session (= PWRDN high is not taken into account when CMDVCC = 0). Must be tied to ground when the power down function is not used.			
CLKDIV1 CLKDIV2	1 2	Sets the divide raciock. These pin			tor (or external clock s.	input) to the card
			CLKDIV1	CLKDIV2	Clock Rate]
			0	0	XTALIN/8	1
			0	1	XTALIN/4	1
			1	1	XTALIN/2	1
			1	0	XTALIN	1
OFF	23	Interrupt signal to the processor (active low): Multi-function indicating fault conditions and card presence. Open drain output configuration; it includes an internal 20 k Ω pull-up to V _{DD} .				
RSTIN	20	Reset Input: This signal is the reset command to the card.				
I/OUC	26	System controller	data I/O to/fro	om the card. Ir	ncludes internal pull-u	up resistor to V _{DD.}
AUX1UC	27	System controller auxiliary data I/O to/from the card. Includes internal pull-up resistor to $V_{\text{DD.}}$				
AUX2UC	28	System controlle resistor to $V_{DD.}$	System controller auxiliary data I/O to/from the card. Includes internal pull-up			

2 System Controller Interface

- 2 digital inputs allow direct control of the card interface from the host as follows:
 - Pin CMDVCC: When low, starts an activation sequence if a card is present.
 - Pin 5V/3V: Defines the card voltage.
- The card I/O and Reset signals have their corresponding controller I/Os to be connected directly to the host:
 - Pin RSTIN: controls the card reset signal (when enabled by the sequencer).
 - Pin I/OUC: data transfer to card I/O contact.
 - Pins AUX1UC and AUX2UC (auxiliary I/O lines associated to the auxiliary I/O lines to be connected to the C4 and C8 card connector contacts).
- 2 digital inputs control the card clock frequency division rate: CLKDIV1 and CLKDIV2 define the card clock frequency, from the input clock frequency (crystal or external clock). The division rate is defined as follows:

CLKDIV2	CLKDIV1	CLK
0	0 1/8 XTAL	
0	1	XTAL
1	0	1⁄4 XTAL
1	1	1/2 XTAL



When the division rate is equal to 1 (CLKDIV2 =0 and CLKDIV1 = 1), the duty-cycle of the card clock depends on the duty-cycle and waveform of the signal applied on the pin XTALIN. When other division rates are used, the 73S8024C circuitry guarantees a duty-cycle in the range 45% to 55%, conforming to ISO-7816-3, EMV 4.0 and NDS specifications.

- Interrupt output to the host: As long as the card is not activated, the OFF pin informs the host about the card presence only (low = no card in the reader). When CMDVCC is set low (Card activation sequence requested from the host), a low level on OFF means a fault has been detected (e.g. card removed during a card session, or voltage fault, or thermal / over-current fault) that automatically initiates a deactivation sequence.
- Power Down: The PWRDN pin is a digital input that allows the host controller to put the 73S8024C in its Power Down state. This pin can only be activated out of a card session.

3 Oscillator

The 73S8024C device has an on-chip oscillator that can generate the smart card clock using an external crystal (connected between the pins XTALIN and XTALOUT) to set the oscillator frequency. When the card clock signal is available from another source, it can be connected to the pin XTALIN, and the pin XTALOUT should be left unconnected.

4 DC-DC Converter – Card Power Supply

An internal DC-DC converter provides the card power supply. This converter is able to provide either 3 V or 5 V card voltage from the power supply applied on the V_{DD} pin. The digital ISO-7816-3 sequencer controls the converter. Card voltage selection is carried out by the digital input $5V/\overline{3V}$.

The circuit is an inductive step-up converter/regulator. The external components required are 2 filter capacitors on the power-supply input V_{DD} (next to the LIN pin, 100 nF + 10 μ F), an inductor, and an output filter capacitor on the card power supply V_{CC} . The circuit performs regulation by activating the step-up operation when V_{CC} is below a set point of 5.0 or 3.0 volts minus a comparator hysteresis voltage and the input supply V_{DD} is less than the set point for V_{CC} . When V_{DD} is greater than the set point for V_{CC} (V_{DD} = 3.6 V, V_{CC} =3 V) the circuit operates as a linear regulator.

Depending on the inductor values, the voltage converter can provide current on V_{CC} as high as 100 mA. The circuit provides over-current protection and limits I_{CC} to 150 mA. When an over-current condition is sensed, the circuit initiates a deactivation sequence from the control logic and reports back to the host controller a fault on the interrupt output \overline{OFF} .

Choice of the inductor

The nominal inductor value is 10 μ H, rated for 400 mA. The inductor is connected between LIN (pin 5 in the SO package, pin 2 in the QFN package) and the V_{DD} voltage. The inductor value can be optimized to meet a particular configuration (I_{CC_MAX}). The inductor should be located on the PCB as close as possible to the LIN pin of the IC.

Choice of the V_{CC} capacitor

Depending on the applications, the requirements in terms of both the V_{CC} minimum voltage and the transient currents that the interface must provide to the card are different. Table 1 shows the recommended capacitors for each V_{CC} power supply configuration and applicable specification.

S	pecification Requirer	Application			
Specification Min V _{cc} Voltage Allowed During Transient Current		Max Transient Current Charge	Capacitor Type	Capacitor Value	
EMV 4.0	4.6 V	30 nAs	X5R/X7R w/	3.3 μF	
ISO-7816-3	4.5 V	20 nAs	ESR < 100 mΩ	1 μF	

Table 1: Choice of VCC Pin Capacitor

Table 1: Choice of VCC Pin Capacitor

5 Over-temperature Monitor

A built-in detector monitors die temperature. When an over-temperature condition occurs, a card deactivation sequence is initiated, and an error or fault condition is reported to the system controller.

6 Voltage Supervision

Two voltage supervisors constantly check the level of the voltages V_{DD} and V_{CC} . A card deactivation sequence is triggered upon a fault of any of these voltage supervisors.

The digital circuitry is powered by the power supply applied on the VDD pin. V_{DD} also defines the voltage range for the interface with the system controller. The V_{DD} Voltage supervisor is also used to initialize the ISO-7816-3 sequencer at power-on, and also to deactivate the card at power-off or upon a fault. The voltage threshold of the V_{DD} voltage supervisor is internally set by default to 2.3 V nominal. However, it may be desirable, in some applications, to modify this threshold value. The pin VDDF_ADJ (pin 18 in the SO package, pin 17 in the QFN package) is used to connect an external resistor R_{EXT} to ground to raise the V_{DD} fault voltage to another value, V_{DDF} . The resistor value is defined as follows:

 $R_{EXT} = 180 \text{ k}\Omega / (V_{DDF} - 2.33)$

An alternative (more accurate) method of adjusting the V_{DD} fault voltage is to use a resistive network of R3 from the pin to supply and R1 from the pin to ground (see Figure 9). In order to set the new threshold voltage, the equivalent resistance must be determined. This resistance value will be designated Kx. Kx is defined as R1/(R1+R3) and is calculated as:

 $Kx = (2.649 / V_{TH}) - 0.6042$ where V_{TH} is the desired new threshold voltage.

To determine the values of R1 and R3, use the following formulas:

R3 = 72000 / Kx $R1 = R3^{*}(Kx / (1 - Kx))$

Taking the example above, where a V_{DD} fault threshold voltage of 2.7 V is desired, solving for Kx gives:

 \rightarrow Kx = (2.649 / 2.7) - 0.6042 = 0.377.

Solving for R3 gives: \rightarrow R3 = 72000 / 0.377 = 191 k Ω . Solving for R1 gives: \rightarrow R1 = 191000 *(0.377 / (1 - 0.377)) = 115.6 k Ω .

Using standard 1% resistor values gives R3 = 191 k Ω and R1 = 115 k Ω . These values give an equivalent resistance of Kx = 0.376, a 0.3% error.

If the 2.3 V default threshold is used, this pin must be left unconnected.

7 Power Down

A power down function is provided via the PWRDN pin (active high). When activated, the Power Down (PD) mode disables all the internal analog functions, including the card analog interface, the oscillators and the DC-DC converter, to put the 73S8024C in its lowest power consumption mode. PD mode is only allowed in the deactivated condition (out of a card session, when the CMDVCC signal is driven high from the host controller).

The host controller invokes the power down state when it is desirable to save power. The signals PRES and PRES remain functional in PD mode such that a card insertion sets OFF high. The micro-controller must then set PWRDN low and wait for the internal stabilization time prior to starting any card session (prior to turning CMDVCC low).

Resumption of the normal mode occurs at approximately 10 ms (stabilization of the internal oscillators and reset of the circuitry) after PWRDN is set low. No card activation should be invoked during this 10 ms time period. If a card is present, \overrightarrow{OFF} can be used as an indication that the circuit has completed its recovery from the power down state. \overrightarrow{OFF} will go high at the end of the stabilization period. Should \overrightarrow{CMDVCC} go low during PWRDN = 1, or within the 10 ms internal stabilization / reset time, it will not be taken into account and the card interface will remain inactive. Since \overrightarrow{CMDVCC} is taken into account on its edges, it should be toggled high and low again after the 10 ms to activate a card.

Figure 2 illustrates the sequencing of the PD and Normal modes. PWRDN must be connected to GND if the power down function is not used.




Figure 2: Power Down Mode Operation

8 Activation Sequence

The 73S8024C smart card interface IC has an internal 10 ms delay at power-on reset or upon application of $V_{DD} > V_{DDF}$ or upon exit of Power-Down mode. The card interface may only be activated when \overline{OFF} is high which indicates a card is present. No activation is allowed at this time. CMDVCC (edge triggered) must then be set low to activate the card.

The following steps and Figure 3 show the activation sequence and the timing of the card control signals when the system controller sets CMDVCC low while the RSTIN is low:

- 1. $\overline{\text{CMDVCC}}$ is set low.
- 2. Next, the internal V_{CC} control circuit checks the presence of V_{CC} at the end of t_1 . In normal operation, the voltage V_{CC} to the card becomes valid during t_1 . If V_{CC} does not become valid, then \overrightarrow{OFF} goes low to report a fault to the system controller, and the power V_{CC} to the card is shut down.
- 3. Turn I/O (AUX1, AUX2) to reception mode at the end of t_2 .
- 4. Due to the fall of RSTIN, CLK is applied to the card at the end of t_3 .
- 5. RST is a copy of RSTIN after t₄. RSTIN may be set high before t₄, however the sequencer won't set RST high until 42000 clock cycles after the start of CLK.




Figure 3: Activation Sequence – RSTIN low when CMDVCC goes low

The following steps and Figure 4 show the activation sequence and the timing of the card control signals when the system controller pulls CMDVCC low while RSTIN is high:

- 1. $\overline{\text{CMDVCC}}$ is set low.
- 2. Next, the internal V_{CC} control circuit checks the presence of V_{CC} at the end of t_1 . In normal operation, the voltage V_{CC} to the card becomes valid during this time. If not, \overline{OFF} goes low to report a fault to the system controller and the V_{CC} power to the card is shut down.
- 3. After the fall of RSTIN at t_2 , turn I/O (AUX1, AUX2) to reception mode.
- 4. CLK is applied to the card at the end of t_3 after I/O is in reception mode.
- 5. RST is a copy of RSTIN after t₄. RSTIN may be set high before t₄, however the sequencer will not set RST high until 42,000 clock cycles after the start of CLK.




Figure 4: Activation Sequence – RSTIN high when CMDVCC goes low

9 Deactivation Sequence

Deactivation is initiated either by the system controller by setting the \overline{CMDVCC} high, or automatically in the event of hardware faults. Hardware faults are over-current, overheating, V_{DD} fault, V_{CC} fault, and card extraction during the session.

The following steps and Figure 5 show the deactivation sequence and the timing of the card control signals when the system controller sets the CMDVCC high or OFF goes low due to a fault or card removal:

- 1. RST goes low at the end of time t_1 .
- 2. CLK is set low at the end of time t_2 .
- 3. I/O goes low at the end of time t_3 . Out of reception mode.
- 4. V_{CC} is turned off at the end of time t₄. After a delay t₅ (discharge of the V_{CC} capacitor), V_{CC} is low.




Figure 5: Deactivation Sequence

10 OFF and Fault Detection

There are two cases for which the system controller can monitor the \overline{OFF} signal: to query regarding the card presence outside card sessions, or for fault detection during card sessions.

Monitoring Outside a Card Session

In this condition, <u>CMDVCC</u> is always high, <u>OFF</u> is low if the card is not present, and high if the card is present. Because it is outside a card session, any fault detection will not act upon the <u>OFF</u> signal. No deactivation is required during this time.

Monitoring During a Card Session

CMDVCC is always low, and OFF falls low if the card is extracted or if any fault is detected. At the same time that OFF is set low, the sequencer starts the deactivation process.

Figure 6 shows the timing diagram for the \overline{CMDVCC} , PRES, and \overline{OFF} signals during a card session and outside the card session.




Figure 6: Timing Diagram – Management of the Interrupt Line OFF

11 I/O Circuitry and Timing

The I/O, AUX1, and AUX2 pins are in the low state after power on reset and they are in the high state when the activation sequencer turns on the I/O reception state. See Section 8 Activation Sequence for more details on when the I/O reception is on.

The state of the I/OUC, AUX1UC, and AUX2UC is high after power on reset. Within a card session and when the I/O reception state is on, the first I/O line on which a falling edge is detected becomes the input I/O line and the other becomes the output I/O line. When the input I/O line rising edge is detected, both I/O lines return to their neutral state.

Figure 7 shows the state diagram of how the I/O and I/OUC lines are managed to become input or output. The delay between the I/O signals is shown in Figure 8.







Figure 7: I/O and I/OUC State Diagram





12 Typical Application Schematic





13 Electrical Specification

13.1 Absolute Maximum Ratings

Operation outside these rating limits may cause permanent damage to the device.

Parameter	Rating		
Supply Voltage V _{DD}	-0.5 to 4.0 VDC		
Input Voltage for Digital Inputs	-0.3 to (V _{DD} +0.5) VDC		
Storage Temperature	-60 °C to 150 °C		
Pin Voltage (except LIN and card interface)	-0.3 to (V _{DD} +0.5) VDC		
Pin Voltage (LIN)	-0.3 to 6.0 VDC		
Pin Voltage (card interface)	-0.3 to (V _{CC} + 0.5) VDC		
ESD Tolerance – Card interface pins	+/- 6 kV		
ESD Tolerance – Other pins	+/- 2 kV		

ESD testing on Card pins uses the HBM condition, 3 pulses, each polarity referenced to ground.

13.2 Recommended Operating Conditions

Parameter	Rating
Supply Voltage V _{DD}	2.7 to 3.6 VDC
Ambient Operating Temperature	-40 °C to +85 °C
Input Voltage for Digital Inputs	0 V to V _{DD} + 0.3 V

13.3 Card Interface Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit				
	wer Supply (V _{cc}) DC-DC Con									
General conditions, -40 °C < T < 85 °C, 2.7 V < V _{DD} < 3.6 V										
		Inactive mode	-0.1		0.1	V				
		Inactive mode I _{CC} =1 mA	-0.1		0.4	V				
		Active mode I _{CC} < 65 mA; 5 V	4.75		5.25	V				
		Active mode I _{CC} < 65 mA; 3 V	2.8		3.2	V				
V _{cc}	Card supply voltage including	Active mode single pulse of 100 mA for 2 μs; 5 V, fixed load = 25 mA	4.6		5.25	V				
	ripple and noise	Active mode single pulse of 100 mA for 2 μs; 3 V, fixed load = 25 mA	2.76		3.2	V				
		Active mode current pulses of 40 nAs with peak I _{CC} < 200 mA, t < 400 ns; 5 V	4.6		5.25	V				
		Active mode current pulses of 40 nAs with peak I _{CC} < 200 mA, t < 400 ns; 3 V	2.76		3.2	V				
I _{CCmax}	Maximum supply current to the card	Static load current, V _{CC} > 4.6 or 2.7 volts as selected, L=10 μH	100			mA				
I _{CCF}	I _{cc} fault current		100	125	180	mA				
V _{SR}	V_{CC} slew rate – Rise rate on activate	C_F on V_{CC} = 1 μF	0.05	0.15	0.25	V/µs				
V_{SF}	V_{CC} slew rate – Fall rate on deactivate	C_F on V_{CC} = 1 μF	0.1	0.3	0.5	V/µs				
C _F	External filter capacitor $(V_{CC} \text{ to GND})$		0.47	1	3.3	μF				
L	Inductor (LIN to V _{DD})			10		μH				
Limax	Imax in inductor	$V_{CC} = 5 \text{ V}, I_{CC} = 65 \text{ mA}, V_{DD} = 2.7 \text{ V}$			400	mA				
η	Efficiency	V_{CC} = 5 V, I _{CC} = 65 mA, V _{DD} = 3.3 V		80		%				






Figure 10: DC – DC Converter efficiency (V_{cc} = 5 V)

Output current on V_{CC} at 5 V. Input voltage on V_{DD} at 2.7, 3.0, 3.3 and 3.6 volts.





Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
						C,
AUX2UC.	I _{SHORTL} , I _{SHORTH} , and V _{INACT} requi	rements do not pertain				
I _{IL} requirer	ments only pertain to I//OUC, AUX			1	1	
V _{OH}	Output level, high (I/O, AUX1,	I _{OH} = 0	0.9 V _{CC}		V _{CC} + 0.1	V
♥ OH	AUX2)	I _{OH} = -40 μA	$0.75 V_{CC}$		V _{CC} + 0.1	V
V _{OH}	Output level, high (I/OUC,	I _{OH} = 0	$0.9 V_{DD}$		V _{DD} + 0.1	V
	AUX1UC, AUX2UC)	I _{OH} = -40 μA	$0.75 V_{DD}$		V _{DD} + 0.1	V
V _{OL}	Output level, low	I _{OL} = 1 mA			0.3	V
V _{IH}	Input level, high (I/O, AUX1, AUX2)		1.8		$V_{CC} + 0.30$	V
V _{IH}	Input level, high (I/OUC, AUX1UC, AUX2UC)		1.8		V _{DD} + 0.30	V
V _{IL}	Input level, low		-0.3		0.8	V
V	Output voltage when outside	I _{OL} = 0			0.1	V
V _{INACT}	of session	$I_{OL} = 1 \text{ mA}$			0.3	V
I _{LEAK}	Input leakage	$V_{IH} = V_{CC}$			10	μA
1		$V_{IL} = 0, CS = 1$			0.65	mA
l _{IL}	Input current, low	$V_{IL} = 0, CS = 0$			5	μA
I _{SHORTL}	Short circuit output current	For output low, shorted to V_{CC} through 33 Ω			15	mA
I _{SHORTH}	Short circuit output current	For output high, shorted to ground through 33 Ω			15	mA
t _R , t _F	Output rise time, fall times	C _L = 80 pF, 10% to 90%. For I/OUC, AUX1UC, AUX2UC, CL = 50 pF			100	ns
t _{IR} , t _{IF}	Input rise, fall times				1	μS
R _{PU}	Internal pull-up resistor	Output stable for > 200ns	8	11	14	kΩ
FD _{MAX}	Maximum data rate				1	MHz
T _{FDIO}	Delay, I/O to I/OUC, I/OUC to I/O (falling edge to falling edge)			100		ns
CIN	Input capacitance				10	pF
Reset and	Clock for card interface, RST,	CLK				
V _{OH}	Output level, high	I _{OH} = -200 μA	$0.9 V_{CC}$		V _{CC}	V
V _{OL}	Output level, low	I _{OL} = 200 μA	0		0.3	V
	Output voltage when outside	$I_{OL} = 0$			0.1	V
V _{INACT}	of a session	$I_{OL} = 1 \text{ mA}$			0.3	V
I _{RST_LIM}	Output current limit, RST				30	mA
I _{CLK_LIM}	Output current limit, CLK				70	mΑ
t _R , t _F	Output rise time, fall time	$C_{L} = 35 \text{ pF for CLK},$ 10% to 90%			8	ns
чк, чF		$C_{L} = 200 \text{ pF for RST},$ 10% to 90%			100	ns
δ	Duty cycle for CLK, except for f = f_{XTAL}	С _L =35 pF, F _{CLK} ≤ 20 MHz	45		55	%

13.4 Digital Signals

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Digital I/O	except for OSC I/O					
VIL	Input Low Voltage		-0.3		0.8	V
VIH	Input High Voltage		1.8		VDD + 0.3	V
VOL	Output Low Voltage	IOL = 2 mA			0.45	V
VOH	Output High Voltage	IOH = -1 mA	VDD - 0.45			V
ROUT	Pull-up resistor, OFF			20		kΩ
IIL1	Input Leakage Current	GND < VIN < VDD	-5		5	μA
Oscillator	Oscillator (XTALIN) I/O Parameters					
VILXTAL	Input Low Voltage - XTALIN		-0.3		$0.3 V_{DD}$	V
VIHXTAL	Input High Voltage - XTALIN		$0.7 V_{DD}$		V _{DD} + 0.3	V
I _{ILXTAL}	Input Current - XTALIN	$GND < V_{IN} < V_{DD}$	-30		30	μA
f _{MAX}	Max freq. Osc or external clock				27	MHz
δin	External input duty cycle limit	t _{R/F} < 10% f _{IN} , 45% < δ _{CLK} < 55%	48		52	%

13.5 DC Characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	Supply Current on V	Linear mode, ICC = 0 I/O, AUX1, AUX2 = high		4.9		mA
I _{PC}	Supply Current on V _{DD}	Step up mode, ICC = 0 I/O, AUX1, AUX2 = high		4.7		mA
I _{DD_PD}	Supply Current on V_{DD} in Power Down mode	PWRDN=1, Start/stop bit = 0 All digital inputs driven with a true logical 0 or 1		0.11	2.5	μΑ

13.6 Voltage / Temperature Fault Detection Circuits

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{DDF}	V _{DD} fault (V _{DD} Voltage supervisor threshold)	No external resistor on VDDF_ADJ	2.15		2.4	V
V	V _{cc} fault (V _{cc} Voltage	$V_{CC} = 5 V$	4.20		4.6	V
V _{CCF}	supervisor threshold)	$V_{CC} = 3 V$	2.5		2.7	V
T _F	Die over temperature fault		115		145	°C
I _{CCF}	Card over current fault		90		150	mA

14 Mechanical Drawings (28-SO)




Figure 12: 28 Lead SO

CAUTION

15 Package Pin Designation (28-SO)

Use handling procedures necessary for a static sensitive component.




Figure 11: 73S8024C 28-SO Pin Out

16 Ordering Information

Part Description	Order Number	Packaging Mark	
73S8024C-SO 28-pin Lead-Free SO	73S8024C-IL/F	73S8024C-IL	
73S8024C-SO 28-pin Lead-Free SO Tape / Reel	73S8024C-ILR/F	73S8024C-IL	

17 Related Documentation

The following 73S8024C documents are available from Teridian Semiconductor Corporation:

73S8024C Data Sheet (this document) 73S8024C Demo Board User's Guide

18 Contact Information

For more information about Teridian Semiconductor products or to check the availability of the 73S8024C, contact us at:

6440 Oak Canyon Road Suite 100 Irvine, CA 92618-5201

Telephone: (714) 508-8800 FAX: (714) 508-8878 Email: scr.support@teridian.com

For a complete list of worldwide sales offices, go to http://www.teridian.com.

Revision History

Revision	Date	Description
1.0	6/21/2005	First publication.
1.1	7/15/2005	Removed QFN package information.
1.2	12/5/2007	Add ISO and EMV logos, remove leaded package option, update 28SO package dimension.
1.3	4/3/2009	Remove all references to VPC as VPC must be tied to VDD.

© 2009 Teridian Semiconductor Corporation. All rights reserved. Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation. Simplifying System Integration is a trademark of Teridian Semiconductor Corporation. All other trademarks are the property of their respective owners.

Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expressly contained in the Company's warranty detailed in the Teridian Semiconductor Corporation standard Terms and Conditions. The company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice and does not make any commitment to update the information contained herein. Accordingly, the reader is cautioned to verify that this document is current by comparing it to the latest version on http://www.teridian.com or by checking with your sales representative.

Teridian Semiconductor Corp., 6440 Oak Canyon Rd., Suite 100, Irvine, CA 92618 TEL (714) 508-8800, FAX (714) 508-8877, http://www.Teridian.com