March 1994 Revised November 1999 74ABT16373 16-Bit Transparent D-Type Latch with 3-STATE Outputs

# 74ABT16373 16-Bit Transparent D-Type Latch with 3-STATE Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The ABT16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

#### Features


- Separate control logic for each byte
- 16-bit version of the ABT373
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Guaranteed latch-up protection

**Connection Diagram** 

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74ABT16373CSSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74ABT16373CMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

#### Logic Symbol



#### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
D <sub>0</sub> -D <sub>15</sub>	Data Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

	_		_
_		$\mathcal{I}$	1
0E1 -	1	- 48	- LE1
°° —	2	47	- D <sub>0</sub>
0 <sub>1</sub> —	3	46	- D1
GND —	4	45	- GND
0 <sub>2</sub> —	5	44	- D <sub>2</sub>
0 <sub>3</sub> —	6	43	- D3
v <sub>cc</sub> –	7	42	- v <sub>cc</sub>
0 <sub>4</sub> —	8	41	- D4
0 <sub>5</sub> —	9	40	- D5
gnd —	10	39	- GND
0 <sub>6</sub> —	11	38	- D <sub>6</sub>
07 <b>—</b>	12	37	- D7
0 <sub>8</sub> —	13	36	- D <sub>8</sub>
0 <sub>9</sub> —	14	35	⊢ Dg
gnd —	15	34	- GND
0 <sub>10</sub> —	16	33	- D <sub>10</sub>
0 <sub>1 1</sub> —	17	32	- D <sub>1 1</sub>
۷ <sub>cc</sub> —	18	31	- v <sub>cc</sub>
0 <sub>12</sub> —	19	30	- D <sub>12</sub>
0 <sub>13</sub> —	20	29	- D <sub>1 3</sub>
GND —	21	28	- GND
0 <sub>14</sub> —	22	27	- D <sub>14</sub>
0 <sub>15</sub> —	23	26	- D <sub>15</sub>
0E2 -	24	25	LE2
			1

#### © 1999 Fairchild Semiconductor Corporation DS011666

#### **Functional Description**

The ABT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the D<sub>n</sub> enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE<sub>n</sub>. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{OE}_n$ ) input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Truth Tables**


	Inputs		Outputs
LE <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> -D <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	Х	(Previous)
	Inputs		Outputs
LE <sub>2</sub>	Inputs OE <sub>2</sub>	D <sub>8</sub> -D <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>
LE <sub>2</sub>		D <sub>8</sub> –D <sub>15</sub> X	•
-	OE <sub>2</sub>		0 <sub>8</sub> –0 <sub>15</sub>
X	OE <sub>2</sub>	X	0 <sub>8</sub> -0 <sub>15</sub> Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance

Previous = previous output prior to HIGH-to-LOW transition of LE



## Absolute Maximum Ratings(Note 1)

Recommended	Operating
Conditions	

74ABT16373

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Conditions	
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$	Free Air Ambient Temperature	-40°C to +85°C
Junction Temperature under Bias	$-55^{\circ}C$ to $+150^{\circ}C$	Supply Voltage	+4.5V to +5.5V
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V	Minimum Input Edge Rate (ΔV/Δt)	
Input Voltage (Note 2)	-0.5V to +7.0V	Data Input	50 mV/ns
Input Current (Note 2)	-30 mA to +5.0 mA	Enable Input	20 mV/ns
Voltage Applied to Any Output			
in the Disabled or			
Power-Off State	-0.5V to +5.5V		
in the HIGH State	–0.5V to $V_{\mbox{\scriptsize CC}}$		
Current Applied to Output			
in LOW State (Max)	twice the rated $I_{OL} \left( mA \right)$		
DC Latchup Source Current: OE Pin	–350 mA		
(Across Comm Operating Range)		Note 1: Absolute maximum ratings are values	
Other Pins	–500 mA	may be damaged or have its useful life implued under these conditions is not implied.	aired. Functional operation
Over Voltage Latchup (I/O)	10V	Note 2: Either voltage limit or current limit is sul	ficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.5				Min	I <sub>OH</sub> = -3 mA
			2.0				IVIIII	$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage				0.55	V	Min	I <sub>OL</sub> = 64 mA
IIH	Input HIGH Current				1	μA	Max	V <sub>IN</sub> = 2.7V (Note 3)
					1	μΛ	IVIAA	$V_{IN} = V_{CC}$
I <sub>BVI</sub>	Input HIGH Current Breakd	own Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input LOW Current				-1	μA	Max	V <sub>IN</sub> = 0.5V (Note 3)
					-1	μΛ	IVIAA	$V_{IN} = 0.0V$
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
								All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Current				10	μΑ	0-5.5V	$V_{OUT} = 2.7V; \overline{OE} = 2.0V$
I <sub>OZL</sub>	Output Leakage Current				-10	μA	0-5.5V	$V_{OUT} = 0.5V; \overline{OE} = 2.0V$
I <sub>OS</sub>	Output Short-Circuit Curren	t	-100		-275	mA	Max	$V_{OUT} = 0.0V$
I <sub>CEX</sub>	Output HIGH Leakage Curr	ent			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test				100	μΑ	0.0	V <sub>OUT</sub> = 5.5V; All Others GND
I <sub>CCH</sub>	Power Supply Current				2.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current				62	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current				2.0	mA	Max	$\overline{OE} = V_{CC}$
								All Others at V <sub>CC</sub> or GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input Ou	tputs Enabled			2.5	mA		$V_I = V_{CC} - 2.1V$
	Ou	tputs 3-STATE			2.5	mA	Max	Enable Input $V_I = V_{CC} - 2.1V$
	Ou	tputs 3-STATE			2.5	mA		Data Input $V_I = V_{CC} - 2.1V$
								All Others at V <sub>CC</sub> or GND
ICCD	Dynamic I <sub>CC</sub> No	Load				mA/		Outputs Open, $LE = V_{CC}$
	(Note 3)	3)	0.15	MHz	Max	$\overline{OE} = GND$ , (Note 4)		
								One Bit Toggling, 50% Duty Cycle

Note 3: Guaranteed, but not tested.

Note 4: For 8 bits toggling,  $I_{CCD} < 0.8 \mbox{ mA/MHz}.$ 

74ABT16373

## **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Мах	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.4		5.6	1.4	5.6	20
t <sub>PHL</sub>	D <sub>n</sub> to O <sub>n</sub>	1.4		5.6	1.4	5.6	ns
t <sub>PLH</sub>	Propagation Delay	1.7		6.0	1.7	6.0	
t <sub>PHL</sub>	LE to O <sub>n</sub>	1.7		5.5	1.7	5.5	ns
t <sub>PZH</sub>	Output Enable Time	1.1		6.1	1.1	6.1	-
t <sub>PZL</sub>		1.5		5.6	1.5	5.6	ns
t <sub>PHZ</sub>	Output Disable Time	2.4		7.1	2.4	7.1	20
t <sub>PLZ</sub>		1.6		6.5	1.6	6.5	ns

#### AC Operating Requirements (SOIC and SSOP Packages)

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		V <sub>CC</sub> = 4.5	C to +85°C 5V to 5.5V 50 pF	Units
		Min	Тур	Max	Min	Max	I
<b>f</b> TOGGLE	Maximum Toggle Frequency		100				MHz
t <sub>S</sub> (H)	Setup Time, HIGH	1.5			1.5		
t <sub>S</sub> (L)	or LOW D <sub>n</sub> to LE	1.5			1.5		ns
t <sub>H</sub> (H)	Hold Time, HIGH	1.0			1.0		
t <sub>H</sub> (L)	or LOW D <sub>n</sub> to LE	1.0			1.0		ns
t <sub>W</sub> (H)	Pulse Width, LE HIGH	3.0			3.0		ns

## Capacitance

Symbol	Parameter	Тур	Units	Conditions (T <sub>A</sub> = 25°C)
C <sub>IN</sub>	Input Capacitance	5	pF	$V_{CC} = 0V$
C <sub>OUT</sub> (Note 5)	Output Capacitance	11	pF	$V_{CC} = 5.0V$

Note 5:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

