

October 1993 Revised January 1999

## 74ABT16543

# 16-Bit Registered Transceiver with 3-STATE Outputs

### **General Description**

The ABT16543 16-bit transceiver contains two sets of Dtype latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Each byte has separate control inputs, which can be shorted together for full 16-bit operation.

### **Features**

- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA
- Separate control logic for each byte
- 16-bit version of the ABT543
- Separate controls for data flow in each direction
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability


### **Ordering Code:**

Order Number	Package Number	Package Description
74ABT16543CSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ABT16543CMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**


### Pin Assignment for SSOP and TSSOP



### **Pin Descriptions**

Pin Names	Description			
OEAB <sub>n</sub>	A-to-B Output Enable Input (Active LOW)			
OEBA <sub>n</sub>	B-to-A Output Enable Input (Active LOW)			
CEAB <sub>n</sub>	A-to-B Enable Input (Active LOW)			
CEBAn	B-to-A Enable Input (Active LOW)			
LEAB <sub>n</sub>	A-to-B Latch Enable Input (Active LOW)			
<del>LEBA</del> <sub>n</sub>	B-to-A Latch Enable Input (Active LOW)			
A <sub>0</sub> -A <sub>15</sub>	A-to-B Data Inputs or			
	B-to-A 3-STATE Outputs			
B <sub>0</sub> -B <sub>15</sub>	B-to-A Data Inputs or			
	A-to-B 3-STATE Outputs			

# **Logic Symbol**



## **Data I/O Control Table**

	Inputs		Latch Status	Output Buffers	
CEAB <sub>n</sub>	B <sub>n</sub> LEAB <sub>n</sub> OEAB <sub>n</sub>		(Byte n)	(Byte n)	
Н	Х	Χ	Latched	HIGH Z	
Х	Н	Χ	Latched	_	
L	L	Χ	Transparent	_	
Х	Χ	Н	_	HIGH Z	
L	Χ	L	_	Driving	

H = HIGH Voltage Level


- L = LOW Voltage Level X = Immaterial
- A-to-B data flow shown;

B-to-A flow control is the same, except using  $\overline{\text{CEBA}}_n, \overline{\text{LEBA}}_n$  and  $\overline{\text{OEBA}}_n$ 


## **Functional Description**

The ABT16543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A port or take data from the B-Port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the  $\overline{\text{LEAB}}$  line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA. Each byte has separate control inputs, allowing the device to be used as two 8-bit transceivers or as one 16-bit transceiver.

### **Logic Diagrams**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

**Absolute Maximum Ratings**(Note 1)

 $\begin{array}{lll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

 $\begin{array}{ll} \mbox{Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \end{array}$ 

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or

Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to  $V_{CC}$ 

Current Applied to Output

in LOW State (Max)  $\qquad \qquad \text{twice the rated I}_{OL} \, (\text{mA})$ 

DC Latchup Source Current -500 mA
Over Voltage Latchup (I/O) 10V

# Recommended Operating Conditions

Free Air Ambient Temperature -40°C to +85°C Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ( $\Delta V/\Delta t$ )

 Data Input
 50 mV/ns

 Enable Input
 20 mV/ns

 Clock Input
 100 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

 $under\ these\ conditions\ is\ not\ implied.$ 

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	2.5					$I_{OH} = -3 \text{ mA}, (A_n, B_n)$
		2.0					$I_{OH} = -32 \text{ mA}, (A_n, B_n)$
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA}, (A_n, B_n)$
$V_{ID}$	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}, (\text{Non-I/O Pins})$
							All Other Pins Grounded
I <sub>IH</sub>	Input HIGH Current			1	μΑ	Max	V <sub>IN</sub> = 2.7V (Non-I/O Pins) ((Note 3)
				1			$V_{IN} = V_{CC}$ (Non-I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μΑ	Max	V <sub>IN</sub> = 7.0V (Non-I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
	Breakdown Test (I/O)						
I <sub>IL</sub>	Input LOW Current			-1	μΑ	Max	V <sub>IN</sub> = 0.5V (Non-I/O Pins) (Note 3)
				-1			V <sub>IN</sub> = 0.0V (Non-I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							OEAB or CEAB = 2V
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							OEAB or CEAB = 2V
Ios	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0V	V <sub>OUT</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> ); All Others GND
I <sub>CCH</sub>	Power Supply Current			1.0	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current			60	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current			1.0	mA	Max	Outputs 3-STATE
							All Others at V <sub>CC</sub> or GND
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$
							All Others at V <sub>CC</sub> or GND
I <sub>CCD</sub>	Dynamic I <sub>CC</sub> No Load						Outputs Open, CEAB, OEAB, LEAB = GND,
	(Note 3)			0.25	mA/MHz	Max	CEBA = V <sub>CC</sub> , One Bit Toggling,
							50% Duty Cycle

Note 3: Guaranteed but not tested.

# **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}$ C $V_{CC} = +5.0$ V $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	5.7	1.5	5.7	ns
t <sub>PHL</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$						
t <sub>PLH</sub>	Propagation Delay	1.5	3.0	5.5	1.5	5.5	ns
t <sub>PHL</sub>	$\overline{LEAB}_{\overline{n}}$ to $B_{n}$ , $\overline{LEBA}_{\overline{n}}$ to $A_{n}$						
t <sub>PZH</sub>	Enable Time	1.5	2.8	5.2	1.5	5.2	ns
t <sub>PZL</sub>	$\overline{OEBA_n}$ or $\overline{OEAB_n}$ to $A_n$ or $B_n$						
t <sub>PHZ</sub>	Disable Time	1.6	3.1	6.0	1.6	6.0	ns
t <sub>PLZ</sub>	$\overline{OEAB}_n$ or $\overline{OEBA}_n$ to $A_n$ or $B_n$						
t <sub>PZH</sub>	Enable Time	1.5	3.1	6.2	1.5	6.2	ns
t <sub>PZL</sub>	$\overline{CEBA}_n$ or $\overline{CEAB}_n$ to $A_n$ or $B_n$						
t <sub>PHZ</sub>	Disable Time	1.7	3.2	6.3	1.7	6.3	ns
t <sub>PLZ</sub>	$\overline{\text{CEBA}}_{\text{n}}$ or $\overline{\text{CEAB}}_{\text{n}}$ to $A_{\text{n}}$ or $B_{\text{n}}$						

# **AC Operating Requirements**

(SSOP Package)


Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_A = -55^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		ns
t <sub>S</sub> (L)	$A_n$ or $B_n$ to $\overline{LEBA_n}$ or $\overline{LEAB_n}$	2.0		2.0		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		ns
t <sub>H</sub> (L)	$A_n$ or $B_n$ to $\overline{LEBA}_{\overline{n}}$ or $\overline{LEAB}_{\overline{n}}$	1.0		1.0		
t <sub>W</sub> (L)	Pulse Width, LOW	3.0		3.0		ns


# Capacitance

Symbol	Parameter	Тур	Units	Conditions T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	V <sub>CC</sub> = 0V (non I/O pins)
C <sub>I/O</sub> (Note 4)	Output Capacitance	11.0	pF	$V_{CC} = 5.0 V (A_n, B_n)$

Note 4:  $C_{I/O}$  is measured at frequency, f = 1 MHz, per MIL-STD-883, Method 3012.

# **AC** Loading





Vm = 1.5V

FIGURE 1. Standard AC Test Load

Input Pulse Requirements

Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>r</sub>	t <sub>f</sub>	
3V	1 MHz	500 ns	2.5 ns	2.5 ns	

FIGURE 3. Test Input Signal Requirements

OUTPUT

CONTROL

## **AC Waveforms**





FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions






FIGURE 5. Propagation Delay, Pulse Width Waveforms




FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms

### Physical Dimensions inches (millimeters) unless otherwise noted 0.720 - 0.730 [18.30 - 18.54] - A -0.398 - 0.417 [10.10 - 10.60] LEAD #1 ⊕ 0.010[0.25] C B S AS 0.291 - 0.299 [7.40 - 7.59] 0.005 - 0.009 [0.13 - 0.22] 0.020 ±0.003 [0.51 ±0.08] TYP - 0.025 [0.635] TYP GAUGE PLANE: 0.008 - 0.012 [0.21 - 0.30] TYP 0.010 \_0.020 - 0.040 [0.51 - 1.01] ⊕ 0.0031[0.08] W C A S BS DETAIL E TYP 45° x 0.015 - 0.025 [0.39 - 0.63] 0.096 - 0.108 [2.44 - 2.74] SEATING PLANE SEE DETAIL E 0.004[0.10] 0.025 [0.635] TYP

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS56A

WS56A (REV F)

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14.0 ± 0.1 -A-SYMM Q 8.1 (9.2 TYP) 6.1 ± 0.1 -B-(5.6 TYP) 4.05 (1.8 TYP) □□0.2 C B A ALL LEAD TIPS ii (0.5 TYP) LAND PATTERN RECOMMENDATION □ 0.1 C SEE DETAIL A ALL LEAD TIPS -(0.90) 1.1,MAX **→** 0.5 <u>TYP</u> 0 10 + 0 05 TYP 0.17 - 0.27 TYP 0.09-0.20 TYP Ф 0.<u>13 (M)</u> A B (S) C (S) GAGE PLANE **-0.25** SEATING PLANE 0.60 +0.15 DETAIL A TYPICAL MTD56 (REV B)

# 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com