FAIRCHILD

SEMICONDUCTOR TM

July 1989 Revised November 1999

# 74ACQ374 • 74ACTQ374 Quiet Series<sup>™</sup> Octal D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The ACQ/ACTQ374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{OE}$ ) are common to all flip-flops.

The ACQ/ACTQ374 utilizes FACT Quiet Series<sup>TM</sup> technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO<sup>TM</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Features


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Buffered positive edge-triggered clock
- 3-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT374

# **Ordering Code:**

	<u> </u>		-
Order Number	Package Number	Package Description	
74ACQ374SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body	_
74ACQ374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	-
74ACQ374PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	_
74ACTQ374SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body	-
74ACTQ374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide	-
74ACTQ374QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide	-
74ACTQ374PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	_

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


#### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
CP	Clock Pulse Input
OE	3-STATE Output Enable Input
O <sub>0</sub> O <sub>7</sub>	3-STATE Outputs

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.



Absolute Maximum	Ratings(Note 1)
------------------	-----------------

# **Recommended Operating**

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	
DC Input Diode Current (I <sub>IK</sub> )		Su
$V_{I} = -0.5V$	–20 mA	
$V_{I} = V_{CC} + 0.5V$	+20 mA	
DC Input Voltage (V <sub>I</sub> )	$-0.5 \text{V}$ to $\text{V}_{CC} + 0.5 \text{V}$	Inj
DC Output Diode Current (I <sub>OK</sub> )		Ou
$V_{O} = -0.5V$	-20 mA	Op
$V_O = V_{CC} + 0.5V$	+20 mA	Mi
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$	
DC Output Source		
or Sink Current (I <sub>O</sub> )	±50 mA	
DC $V_{CC}$ or Ground Current		Mi
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C	
DC Latch-Up Source or Sink Current	±300 mA	
Junction Temperature (T <sub>J</sub> )		Note
PDIP	140°C	to th out
		supp

Recommended Operati Conditions	ng
Supply Voltage (V <sub>CC</sub> )	
ACQ	2.0V to 6.0V
ACTQ	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACQ Devices	
$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
V <sub>CC</sub> @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACTQ devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value	es beyond which damage

to the device may occur. The databook specifications should be met, with-out exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

# DC Electrical Characteristics for ACQ

Symbol	Parameter	$V_{CC}$ $T_A = +25^{\circ}C$		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	i di diffeter	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
	-						$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
	-	3.0		0.36	0.44		I <sub>OL</sub> = 12 mA
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		$I_{OL} = 24 \text{ mA} \text{ (Note 2)}$
I <sub>IN</sub> (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub> (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
I <sub>OZ</sub>	Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, \ GND$
							$V_{O} = V_{CC}, \text{ GND}$
V <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V <sub>OL</sub>						(Note 5)(Note 6)

<b>DC Electrica</b>	I Characteristics	for ACQ	(Continued)
---------------------	-------------------	---------	-------------

Symbol	Parameter	V <sub>cc</sub>	<b>TA</b> = -	+25°C	$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to }+85^{\circ}\textbf{C}$	Units	Conditions
Gymbol	i alameter	(V)	Тур	Gua	aranteed Limits	Onits	Conditions
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V <sub>OL</sub>						(Note 5)(Note 6)
V <sub>IHD</sub>	Minimum HIGH Level	5.0	3.1	3.5		V	(Nata E)(Nata Z)
	Dynamic Input Voltage	5.0	3.1	3.5		v	(Note 5)(Note 7)
V <sub>ILD</sub>	Maximum LOW Level		1.9	1.5		V	(Nata E)(Nata Z)
	Dynamic Input Voltage	5.0	1.9	1.5		v	(Note 5)(Note 7)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

Note 5: DIP Package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of data inputs (n) switching. (n–1) inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{ILD}$ ), f = 1 MHz.

# **DC Electrical Characteristics for ACTQ**

Symbol	Parameter	v <sub>cc</sub>	<b>T</b> <sub>A</sub> = -	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	v	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4			
	Output Voltage	5.5	5.49	5.4	5.4	V	$I_{OUT} = -50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 8)	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	v	F0 ··· A	
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 8)	
IIN (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$	
I <sub>OZ</sub>	Maximum 3-STATE	E E		10.05	125		$V_I = V_{IL}, V_{IH}$	
	Current	5.5		±0.25	±2.5	μA	$V_0 = V_{CC}, GND$	
ICCT	Maximum	5.5	0.6		1.5		$V_{I} = V_{CC} - 2.1V$	
	I <sub>CC</sub> /Input (Note 4)	5.5	0.0		1.0	mA	$v_1 = v_{CC} - 2.1v$	
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V \text{ Max}$	
I <sub>OHD</sub>	Output Current (Note 8)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
(Note 4)	Supply Current	0.0		4.0	40.0	μΑ	or GND	
V <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		v	Figure 1, Figure 2	
	Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		v	(Note 10)(Note 11)	
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		v	Figure 1, Figure 2	
	Minimum Dynamic V <sub>OL</sub>	5.0	-0.0	-1.2		v	(Note 10)(Note 11)	
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 10)(Note 12)	
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 10)(Note 12)	

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: DIP package.

Note 11: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND

Note 12: Max number of data inputs (n) switching. (n–1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{ILD}$ ), f = 1 MHz.

#### **AC Electrical Characteristics for ACQ**

		V <sub>cc</sub>		$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	(V)	(V) C <sub>L</sub> = 50 pF			<b>C</b> <sub>L</sub> =	50 pF	Units	
		(Note 13)	Min	Тур	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock	3.3	75			70		MHz	
	Frequency	5.0	90			85			
t <sub>PLH</sub>	Propagation Delay	3.3	3.0	9.5	13.0	3.0	13.5	ns	
t <sub>PHL</sub>	CP to O <sub>n</sub>	5.0	2.0	6.5	8.5	2.0	9.0		
t <sub>PZL</sub>	Output Enable Time	3.3	3.0	9.5	13.0	3.0	13.5	ns	
t <sub>PZH</sub>		5.0	2.0	6.5	8.5	2.0	9.0		
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	9.5	14.5	1.0	15.0		
t <sub>PLZ</sub>		5.0	1.0	8.0	9.5	1.0	10.0	ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5	ns	
t <sub>OSLH</sub>	CP to On	5.0		0.5	1.0		1.0	115	

74ACQ374 • 74ACTQ374

Note 13: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## AC Operating Requirements for ACQ

Symbol	Parameter			+25°C 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 15)	Тур	Guara	inteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	ns
	D <sub>n</sub> to CP	5.0	0	3.0	3.0	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	
	D <sub>n</sub> to CP	5.0	2.0	1.5	1.5	ns
t <sub>W</sub>	CP Pulse Width,	3.3	2.0	4.0	4.0	20
	HIGH or LOW	5.0	2.0	4.0	4.0	ns

Note 15: Voltage Range 5.0 is  $5.0V\pm0.5V$ 

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

### **AC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>CC</sub> (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			T <sub>A</sub> = -40° C <sub>L</sub> =	Units	
		(Note 16)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	5.0	85			80		MHz
	Frequency	5.0	00			00		IVII IZ
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PHL</sub>	CP to O <sub>n</sub>	5.0	2.0	7.0	9.0	2.0	5.5	115
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time	5.0	2.0	7.5	9.0	2.0	9.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns
t <sub>OSHL</sub>	Output to Output Skew (Note 17)	5.0		0.5	1.0		1.0	ns
t <sub>OSLH</sub>	CP to O <sub>n</sub>	5.0		0.5	1.0		1.0	ns

Note 16: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ). Parameter guaranteed by design.

# 74ACQ374 • 74ACTQ374

# AC Operating Requirements for ACTQ

Symbol	Parameter	V <sub>CC</sub> (V) (Note 18)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Units
			Тур	Gua	Guaranteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	3.0	3.0	ns
Ч	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	0	1.5	1.5	ns
ĥ	CP Pulse Width, HIGH or LOW	5.0	2.0	4.0	4.0	ns

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	42.0	pF	$V_{CC} = 5.0V$

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 $\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 19:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 20: Input pulses have the following characteristics: f = 1 MHz,  $t_r = 3$  ns,  $t_F = 3$  ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms

 $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure  $V_{OLP}$  and  $V_{OLV}$  on the quiet output during the worst case transition for active and enable. Measure  $V_{OHP}$  and  $V_{OHV}$  on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FIGURE 2. Simultaneous Switching Test Circuit




# 74ACQ374 • 74ACTQ374



74ACQ374 • 74ACTQ374





74ACQ374 • 74ACTQ374 Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs