54F657,74F657

54F657 74F657 Octal Bidirectional Transceiver with 8-Bit Parity

Generator/Checker and TRI-STATE(RM) Outputs



Literature Number: SNOS212A



54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE[®] Outputs

General Description

The 'F657 contains eight non-inverting buffers with TRI-STATE® outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA (20 mA mil) at the A port and 64 mA (48 mA mil) at the B port.


Features

- 300 Mil 24-pin slimline DIP
- Combines 'F245 and 'F280A functions in one package
- TRI-STATE outputs
- B Outputs sink 64 mA (48 mA mil)
- 12 mA source current, B side
- Input diodes for termination effects

Commercial	Military Package Number		Package Description
74F657SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F657SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
75F657SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F657FM (Note 2)		24-Lead Cerpack
	54F657LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.




© 1995 National Semiconductor Corporation TL/F/9584

RRD-B30M75/Printed in U. S. A.

54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE Outputs

December 1994



		341/741
Description	Description U.L. HIGH/LOW	
Data Inputs/	4.5/0.15	90 μA/ – 90 μA
TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
Data Inputs/	3.5/0.117	70 μA/ —70 μA
TRI-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)
Transmit/Receive Input	2.0/0.067	40 μA/-40 μA
Enable Input	2.0/0.067	40 μA/-40 μA
Parity Input/	3.5/0.117	70 μA/-70μA
TRI-STATE Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
ODD/EVEN Parity Input	1.0/0.033	20 μΑ/ – 20 μΑ
Error Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
	Data Inputs/ TRI-STATE Outputs Data Inputs/ TRI-STATE Outputs Transmit/Receive Input Enable Input Parity Input/ TRI-STATE Output ODD/EVEN Parity Input	HiGH/LOW Data Inputs/ 4.5/0.15 TRI-STATE Outputs 150/40 (33.3) Data Inputs/ 3.5/0.117 TRI-STATE Outputs 600/106.6 (80) Transmit/Receive Input 2.0/0.067 Parity Input/ 3.5/0.117 TRI-STATE Outputs 600/106.6 (80) ODD/EVEN Parity Input 1.0/0.033

Functional Description

The Transmit/Receive (T/\overline{R}) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port.

The Output Enable ($\overline{\text{OE}}$) input disables the parity and ERROR outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/ \overline{R} HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the pari-

ty select (ODD/EVEN). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/ \overline{R} LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.


Function Table							
Number of Inputs That		Inputs		Input/ Output	Outputs		
Are High	ŌĒ	T/R	ODD/EVEN	Parity	ERROR	Outputs Mode	
0, 2, 4, 6, 8	L	н	н	н	z	Transmit	
	L	н	L	L	Z	Transmit	
	L	L	Н	н	н	Receive	
	L	L	Н	L	L	Receive	
	L	L	L	н	L	Receive	
	L	L	L	L	Н	Receive	
1, 3, 5, 7	L	н	н	L	z	Transmit	
	L	н	L	н	Z	Transmit	
	L	L	Н	н	L	Receive	
	L L	L	н	L	н	Receive	
	L	L	L	н	н	Receive	
	L	L	L	L	L	Receive	
Immaterial	н	х	Х	Z	Z	Z	

L = LOW Voltage Level X = Immaterial Z = High Impedance

Function Table

Ing	outs	Outputs			
ŌĒ	T/R	Outputs			
L	L	Bus B Data to Bus A			
L	н	Bus A Data to Bus B			
Н	Х	High-Z State			

 $\begin{array}{l} \mathsf{H} = \mathsf{HIGH} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \end{array}$



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to $+5.5V$

DC Electrical Characteristics

Current Applied to Output in LOW State (Max)

twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	
Commercial	
Supply Voltage	
Military	
Commercial	

 -55° C to $+125^{\circ}$ C $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V

+4.5V to +5.5V


Symbol	Parameter		54F/74F			V	Conditions	
Symbol			Min Typ Max		Units	V _{CC}	Conditions	
VIH	Input HIGH Voltage	2.0)		V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltag	е		-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH 54F 10 Voltage 54F 10 54F 10 74F 10 74F 10 74F 10 74F 10 74F 5%	% V _{CC} 2.4 % V _{CC} 2.0 % V _{CC} 2.9 % V _{CC} 2.4 % V _{CC} 2.0 V _{CC} 2.0	4) 5 4) 7		V	Min	$\begin{array}{l} I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n, B_n, \text{Parity}, \overline{\text{ERROR}})\\ I_{OH}=-12 \text{ mA } (B_n, \text{Parity}, \overline{\text{ERROR}})\\ I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n B_n, \text{Parity}, \overline{\text{ERROR}})\\ I_{OH}=-15 \text{ mA } (B_n, \text{Parity}, \overline{\text{ERROR}})\\ I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n) \end{array}$	
V _{OL}	Output LOW 54F 109 Voltage 54F 109 74F 109 74F 109	% V _{CC}		0.5 0.55 0.5 0.55	v	Min	$\begin{array}{l} I_{OL} = 20 \text{ mA} \left(A_n\right) \\ I_{OL} = 48 \text{ mA} \left(B_n, \text{Parity}, \overline{\text{ERROR}}\right) \\ I_{OL} = 24 \text{ mA} \left(A_n\right) \\ I_{OL} = 64 \text{ mA} \left(B_n \text{Parity}, \overline{\text{ERROR}}\right) \end{array}$	
IIH	Input HIGH Current			20 40	μΑ	Мах	$V_{IN} = 2.7V (ODD/\overline{EVEN})$ $V_{IN} 2.7V (T/\overline{R}, \overline{OE})$	
I _{BVI}	Input HIGH Current Breakdown Test			100	μΑ	$V_{\rm CC} = 0$	$V_{IN} = 7.0V (T/\overline{R}, \overline{OE}, ODD/\overline{EVEN})$	
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			1.0 2.0	mA	Max	$V_{IN} = 5.5V$ (Parity, B _n) $V_{IN} = 5.5V$ (A _n)	
IIL	Input LOW Current			-20 -40	μΑ	Max	$V_{IN} = 0.5V (ODD/\overline{EVEN})$ $V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$	
I _{OZH}	Output Leakage Current			50	μΑ	Max	$V_{OUT} = 2.7V (\overline{ERROR})$	
I _{OZL}	Output Leakage Current			-50	μΑ	Max	$V_{OUT} = 0.5V (\overline{ERROR})$	
I _{IH} + I _{OZH}	Output Leakage Current			70 90	μΑ	Max	$\begin{array}{l} V_{I/O}=2.7V~(B_n,\mbox{ Parity})\\ V_{I/O}=2.7V~(A_n) \end{array}$	
$I_{IL} + I_{OZL}$	Output Leakage Current			-70 -90	μΑ	Max	$\begin{array}{l} V_{I/O} = 0.5V \ (B_n, \mbox{ Parity}) \\ V_{I/O} = 0.5V \ (A_n) \end{array}$	
I _{OS}	Output Short-Circuit Curre	ent –6 –1	-	-150 -225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n, Parity, \overline{ERROR})$	
I _{CEX}	Output HIGH Leakage Current			250 1.0 2.0	μA mA mA	Max Max Max		
I _{ZZ}	Bus Drainage Test			500	μΑ	0.0V	$V_{OUT} = 5.25V (A_n, B_n, Parity, ERRC)$	
I _{CCH}	Power Supply Current		101	125	mA	Max	V _O = HIGH	
ICCL	Power Supply Current		112	150	mA	Max	$V_{O} = LOW$	
Iccz	Power Supply Current		109	145	mA	Max	$V_{O} = HIGH Z$	

	-	$74F \\ T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50 \text{ pF} $			54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		
Symbol	Parameter								Units
		Min	Тур	Max	Min	Мах	Min	Мах	
t _{PLH} t _{PHL}	Propagation Delay A_n to B_n , B_n to A_n	2.5 3.0	4.5 49	8.0 7.5	2.5 3.0	9.5 8.5	2.5 3.0	9.0 8.0	ns
t _{PLH} t _{PHL}	Propagation Delay A _n to Parity	6.5 7.0	10.1 10.9	14.0 15.0	5.5 5.5	18.0 20.5	6.0 6.0	16.0 16.5	ns
t _{PLH} t _{PHL}	Propagation Delay ODD/EVEN to PARITY	4.5 4.5	7.8 8.8	11.0 12.0	4.0 4.5	14.0 16.5	4.0 4.5	13.0 13.5	ns
t _{PLH} t _{PHL}	Propagation Delay ODD/EVEN to ERROR	4.5 4.5	7.5 8.2	11.0 12.0	4.0 4.5	14.0 16.5	4.0 4.5	13.0 13.5	ns
t _{PLH} t _{PHL}	Propagation Delay B _n to ERROR	8.0 8.0	14.0 15.0	20.5 21.5	7.5 7.5	27.0 28.5	7.5 7.5	23.0 23.5	ns
PLH PHL	Propagation Delay PARITY to ERROR	7.0 7.5	10.8 11.8	15.5 16.5	6.0 6.5	20.0 22.0	6.0 7.5	17.0 18.5	ns
PZH PZL	Output Enable Time \overline{OE} to A_n/B_n	3.0 4.0	5.0 6.5	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	ns
PHZ PLZ	Output Disable Time \overline{OE} to A_n/B_n	1.0 1.0	4.5 4.9	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	ns
PZH PZL	Output Enable Time OE to ERROR (Note 1)	3.0 4.0	5.0 7.7	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	ns
PHZ	Output Disable Time OE to ERROR	1.0 1.0	4.5 4.9	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	ns
PZH PZL	Output Enable Time \overline{OE} to PARITY	3.0 4.0	5.0 7.7	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	n
PHZ PLZ	Output Disable Time OE to PARITY	1.0 1.0	4.6 5.1	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	n


Note 1: I ness delay times reflect the IHI-SIAIE recovery time only and not the signal time through the burters or the parity check circuity. Io assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin \geq (A to PARITY) + (Output Enable Time).


Ordering Information


The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated