4-Bit Bus Switch

The ON Semiconductor 74FST3125 is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low R_{ON} and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of four independent 1-bit switches with separate Output/Enable (\overline{OE}) pins. Port A is connected to Port B when \overline{OE} is low. If \overline{OE} is high, the switch is high Z.

Features

- $R_{ON} < 4 \Omega$ Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible

1

OE₁ -

1A 🗕 2

1B - 3

 $\overline{OE}_2 - 4$

2A - 5

2B - 6

7

2

3

5

6

7

8

Figure 1. Pin Assignment SOIC and TSSOP

GND -

NC OE₁

1A

1B 4

2A 2B

OE₂

GND

• Pin-For-Pin Compatible With QS3125, FST3125, CBT3125

14

13

12

11

10

9 — зА

8 - 3B

- V_{CC} OE₄

· 4A

4B

OE₃

ЗA

3B

NC


12

11

10

9

- All Popular Packages: QSOP-16, TSSOP-14, SOIC-14
- All Devices in Package TSSOP are Inherently Pb-Free*



Н

V _{CC} OE ₄ 4A	16	
4B	Se Alles.	S3125
OE3) 1	ALYW
3A 🔨 🔿 🗙	QSOP-16	0
3B	QS SUFFIX CASE 492	
ent for		
	A =	Assembly
	Location	
	L, WL =	Wafer Lot
	Y =	Year
	W. WW =	Work
- V _{CC} - OE ₄		
- OE ₄ - 4A	Pin	Description
- 4B	$\overline{OE}_1, \overline{OE}_2, \overline{OE}_3, \overline{OE}_4$	Bus Switch Enables
• OE ₃ - 3A	1A, 2A, 3A, 4A	Bus A

1B, 2B, 3B, 4B

NC

Figure 2. Pin Assignment for QSOP


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Bus B

Not Connected



74FST3125

ORDERING INFORMATION

Device Order	Number	Package	Shipping [†]
74FST3125D		SOIC-14	55 Units / Rail
74FST3125DR2	-01-	SOIC-14	2500 Units / Tape & Reel
74FST3125DT		TSSOP* (Pb-Free)	96 Units / Rail
74FST3125DTR2		TSSOP* (Pb-Free)	2500 Units / Tape & Reel
74FST3125QS		QSOP-16	96 Units / Rail
74FST3125QSR		QSOP-16	2500 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *This package is inherently Pb-Free.

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to +7.0	V
Vo	DC Output Voltage	-0.5 to +7.0	V
I _{IK}	DC Input Diode Current $V_{I} < GND$	-50	mA
I _{OK}	DC Output Diode Current $V_0 < GND$	-50	mA
Ι _Ο	DC Output Sink Current	128	mA
I _{CC}	DC Supply Current per Supply Pin	±100	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+ 150	°C
θ_{JA}	Thermal Resistance (Note 1) SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	1
V _{ESD}	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3)	>2000 >200	V
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 85°C (Note 4)	±500	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

device reliability.
Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
Tested to EIA/JESD22-A114-A.
Tested to EIA/JESD22-A115-A.
Tested to EIA/JESD78. **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage (Note)	0	5.5	V
Vo	Output Voltage (HIGH or LOW State)	0	V _{CC}	V
T _A	Operating Free–Air Temperature	- 40	+ 85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate Switch Control Input Switch I/O	0 0	5 DC	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high- or low-logic input voltage level.

74FST3125

DC ELECTRICAL CHARACTERISTICS

		V_{CC} $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		+85°C			
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
VIK	Clamp Diode Resistance	$I_{IN} = -18mA$	4.5			-1.2	V
VIH	High-Level Input Voltage		4.0 to 5.5	2.0			V
V _{IL}	Low-Level Input Voltage		4.0 to 5.5			0.8	V
l _l	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μA
I _{OZ}	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μA
R _{ON}	Switch On Resistance (Note 6)	$V_{IN} = 0 \text{ V}, \text{ I}_{IN} = 64 \text{ mA}$	4.5		4	7	Ω
		V _{IN} = 0 V, I _{IN} = 30 mA	4.5		4	7	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.5		8	15	
		V _{IN} = 2.4 V, I _{IN} = 15 mA	4.0		11	20	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μA
ΔI_{CC}	Increase In I _{CC} per Input	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5			2.5	mA

*Typical values are at V_{CC} = 5.0 V and T_A = 25°C. 6. Measured by the voltage drop between A and B pins at the indicated current through the switch.

AC ELECTRICAL CHARACTERISTICS

	6. Measured by the voltage drop between A and B pins at the indicated current through the switch.							
	AC ELECTRICAL CHARACTERISTICS							
			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5 \text{ to } 5.5 \text{ V} \qquad V_{CC} = 4.0 \text{ V}$					
Symbol	Parameter	Conditions	Figures	Min	Max	Min	Max	Unit
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 7)	V _I = OPEN	4 and 5		0.25		0.25	ns
t _{PZH} , t _{PZL}	Output Enable Time	$V_I = 7 V$ for t_{PZL} $V_I = OPEN$ for t_{PZH}	4 and 5	1.0	5.0		5.5	ns
t _{PHZ} , t _{PLZ}	Output Disable Time	$V_{I} = 7 V$ for t_{PLZ} $V_{I} = OPEN$ for t_{PHZ}	4 and 5	1.5	5.3		5.6	ns

7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).


CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C _{IN}	Control Pin Input Capacitance	V _{CC} = 5.0 V	3		pF
C _{I/O}	Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	5		pF

8. $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.

74FST3125


AC Loading and Waveforms






PACKAGE DIMENSIONS





PACKAGE DIMENSIONS

QSOP-16 QS SUFFIX CASE 492-01



 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.

 PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE.

5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INCHES MILLIMETER			ETERS	
DIM	MAX	MIN	MAX	MIN	
Α	0.189	0.196	4.80	4.98	
В	0.150	0.157	3.81	3.99	
C	0.061	0.068	1.55	1.73	
D-	0.008	0.012	0.20	0.31	
F	0.016	0.035	0.41	0.89	
G	0.025	BSC	0.64	BSC	
Η	0.008	0.018	0.20	0.46	
J	0.0098	0.0075	0.249	0.191	
K	0.004	0.010	0.10	0.25	
L	0.230	0.244	5.84	6.20	
М	0 °	8 °	0 °	8 °	
Ν	0 °	7 °	0 °	7°	
Р	0.007	0.011	0.18	0.28	
Q	0.020) DIA	0.51	DIA	
R	0.025	0.035	0.64	0.89	
U	0.025	0.035	0.64	0.89	
۷	0 °	8 °	0 °	8 °	

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a stuation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andignet design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative