CONNECTION DIAGRAMS PINOUT A


## PINOUT B



LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 14$ (4)
GND $=\operatorname{Pin} 7$ (11)

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74H (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $\left.J_{1 A}, J_{1 B}, J_{2 A}, J_{2 B}\right\}$ | Data Inputs | 1.25/1.25 |
|  | Clock Pulse Input (Active Falling Edge) | 2.5/2.5 |
| $\overline{\mathrm{S}} \mathrm{D}$ | Direct Set Input (Active LOW) | 3.75/3.75 |
| Q, $\overline{\mathbf{Q}}$ | Outputs | 12.5/12.5 |



