

74LCX16646

Low-Voltage 16-Bit Transceiver/Register with 5V Tolerant Inputs and Outputs


General Description

The LCX16646 contains sixteen non-inverting bidirectional registered bus transceivers with TRI-STATE® outputs, providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition. The four fundamental handling functions available are illustrated in *Figure 1* thru *Figure 4*.

The LCX16646 is designed for low voltage (3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Logic Symbol



	SSOP	TSSOP
Order Number	74LCX16646MEA 74LCX16646MEAX	74LCX16646MTD 74LCX16646MTDX
See NS Package Number	MS56A	MTD56

Features

- 5.0 ns t_{PD} max, 20 μA I_{CCQ} max
- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- 2.0V–3.6V V_{CC} supply operation
- ±24 mA output drive
- Implements patented Quiet Series™ noise/EMI reduction circuitry
- Functionally compatible with the 74 series 16646
- Latch-up performance exceeds 500 mA
- ESD performance:
Human Body Model < 2000V
Machine Model < 200V





Connection Diagram

Pin Assignment for SSOP and TSSOP

DIR ₁	1	56	OE ₁
CPAB ₁	2	55	CPBA ₁
SAB ₁	3	54	SBA ₁
GND	4	53	GND
A ₀	5	52	B ₀
A ₁	6	51	B ₁
V _{CC}	7	50	V _{CC}
A ₂	8	49	B ₂
A ₃	9	48	B ₃
A ₄	10	47	B ₄
GND	11	46	GND
A ₅	12	45	B ₅
A ₆	13	44	B ₆
A ₇	14	43	B ₇
A ₈	15	42	B ₈
A ₉	16	41	B ₉
A ₁₀	17	40	B ₁₀
GND	18	39	GND
A ₁₁	19	38	B ₁₁
A ₁₂	20	37	B ₁₂
A ₁₃	21	36	B ₁₃
V _{CC}	22	35	V _{CC}
A ₁₄	23	34	B ₁₄
A ₁₅	24	33	B ₁₅
GND	25	32	GND
SAB ₂	26	31	SBA ₂
CPAB ₂	27	30	CPBA ₂
DIR ₂	28	29	OE ₂

TL/F/12004-2

Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.

**Real Time Transfer
A-Bus to B-Bus****Real Time Transfer
B-Bus to A-Bus****Storage from
Bus to Register****Transfer from
Register to Bus****FIGURE 1****FIGURE 2****FIGURE 3****FIGURE 4****Function Table (Note)**


OE₁	DIR₁	Inputs			Data I/O		Output Operation Mode	
		CPAB₁	CPBA₁	SAB₁	SBA₁	A₀₋₇	B₀₋₇	
H	X	H or L	H or L	X	X			Isolation
H	X	/	X	X	X	Input	Input	Clock An Data into A Register
H	X	X	/	X	X			Clock Bn Data Into B Register
L	H	X	X	L	X			An to Bn—Real Time (Transparent Mode)
L	H	/	X	L	X	Input	Output	Clock An Data to A Register
L	H	H or L	X	H	X			A Register to Bn (Stored Mode)
L	H	/	X	H	X			Clock An Data into A Register and Output to Bn
L	L	X	X	X	L			Bn to An—Real Time (Transparent Mode)
L	L	X	/	X	L	Output	Input	Clock Bn Data into B Register
L	L	X	H or L	X	H			B Register to An (Stored Mode)
L	L	X	/	X	H			Clock Bn into B Register and Output to An

Note: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.


H = HIGH Voltage Level X = Immaterial

L = LOW Voltage Level / = LOW-to-HIGH Transition.

Logic Diagrams



TL/F/12004-7



TL/F/12004-8

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	−0.5 to +7.0		V
V _I	DC Input Voltage	−0.5 to +7.0		V
V _O	DC Output Voltage	−0.5 to +7.0	Output in TRI-STATE	V
		−0.5 to V _{CC} + 0.5	Output in High or Low State (Note 2)	V
I _{IK}	DC Input Diode Current	−50	V _I < GND	mA
I _{OK}	DC Output Diode Current	−50 +50	V _O < GND V _O > V _{CC}	mA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	−65 to +150		°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{CC}	Supply Voltage	Operating Data Retention	2.0 1.5	3.6 3.6
V _I	Input Voltage	.	0	5.5
V _O	Output Voltage	HIGH or LOW State TRI-STATE	0 0	V _{CC} 5.5
I _{OH} /I _{OL}	Output Current	V _{CC} = 3.0V – 3.6V V _{CC} = 2.7V		±24 ±12
T _A	Free-Air Operating Temperature	−40	85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = −40°C to +85°C		Units
				Min	Max	
V _{IH}	HIGH Level Input Voltage		2.7–3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7–3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = −100 μA	2.7–3.6	V _{CC} – 0.2		V
		I _{OH} = −12 mA	2.7	2.2		V
		I _{OH} = −18 mA	3.0	2.4		V
		I _{OH} = −24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	V
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	0 ≤ V _I ≤ 5.5V	2.7–3.6		±5.0	μA
I _{OZ}	TRI-STATE I/O Leakage	0 ≤ V _O ≤ 5.5V V _I = V _{IH} or V _{IL}	2.7–3.6		±5.0	μA
I _{OFF}	Power-Off Leakage Current	V _I or V _O = 5.5V	0		100	μA
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7–3.6		20	μA
		3.6V ≤ V _I , V _O ≤ 5.5V	2.7–3.6		±20	μA
ΔI _{CC}	Increase in I _{CC} per Input	V _{IH} = V _{CC} − 0.6V	2.7–3.6		500	μA

AC Electrical Characteristics (Preliminary)

Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$				Units	
		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$			
		Min	Max	Min	Max		
f_{MAX}	Maximum Clock Frequency	170				ns	
t_{PHL}	Propagation Delay Bus to Bus	1.5	5.0	1.5	6.0	ns	
t_{PLH}	Propagation Delay Clock to Bus	1.5	6.0	1.5	7.0	ns	
t_{PLH}	Propagation Delay Select to Bus	1.5	6.0	1.5	7.0	ns	
t_{PZL}	Output Enable Time	1.5	7.5	1.5	8.5	ns	
t_{PZH}		1.5	7.5	1.5	8.5		
t_{PLZ}	Output Disable Time	1.5	6.0	1.5	7.0	ns	
t_{PHZ}		1.5	6.0	1.5	7.0		
t_S	Setup Time	2.5		2.5		ns	
t_H	Hold Time	1.5		1.5		ns	
t_W	Pulse Width	3.0		3.0		ns	
t_{OSHL}	Output to Output Skew (Note 1)		1.0			ns	
t_{OSLH}			1.0				

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSLH}) or LOW to HIGH (t_{OSHL}). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^\circ\text{C}$	Units
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50\text{ pF}, V_{IH} = 3.3\text{V}, V_{IL} = 0\text{V}$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50\text{ pF}, V_{IH} = 3.3\text{V}, V_{IL} = 0\text{V}$	3.3	0.8	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}, V_I = 0\text{V or } V_{CC}$	7	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V or } V_{CC}$	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V or } V_{CC}, F = 10\text{ MHz}$	20	pF

74LCX16646 Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

