

295A

FUNCTIONAL DESCRIPTION — This device is a 4-bit shift register with serial and parallel synchronous operating modes. It has a Serial Data (D_S) and four Parallel Data (P₀ — P₃) inputs and four parallel 3-State output buffers (O₀ — O₃). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data inputs (P₀ — P₃) into the register synchronous with the HIGH-to-LOW transition of the Clock (\overline{CP}). When the PE is LOW, a HIGH-to-LOW transition on the clock transfers the serial data on the D_S input to register Q₀, and shifts data from Q₀ to Q₁, Q₁ to Q₂ and Q₂ to Q₃. The input data and parallel enable are fully edged-triggered and must be stable only one setup time before the HIGH-to-LOW clock transition.

The 3-state output buffers are controlled by an active HIGH Output Enable input (OE). When the OE is HIGH, the four register outputs appear at the $O_0 - O_3$ outputs. When OE is LOW, the outputs are forced to a high impedance OFF state. The 3-state output buffers are completely independent of the register operation, i.e., the input transitions on the OE input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

OPERATING	INPUTS				OUTPUTS			
MODE	PE	CP	Ds	Pn	Q	Q1	Q2	Q3
Shift Right		٦ ٦	l h	X X	L H	qo qo	Q 1 Q 1	q 2 q 2
Parallel Load	h	Ŀ	х	pn	Po	P1	p2	рз

MODE SELECT TABLE

*The indicated data appears at the Q outputs when OE is HIGH. When OE is LOW, the indicated data is loaded into the register, but the outputs are all foreced to the high impedance OFF state.

I = LOW Voltage Level one set-up time prior to the HIGH-to-LOW clock transition

h = HIGH Voltage Level one set-up time prior to the HIGH-to-LOW clock transition.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



LOGIC DIAGRAM

SYMBOL	PARAMETER Output Short Circuit Curent		54/74LS		UNITS	CONDITIONS	
			Min	Max			
			-20	-100	mA	V _{CC} = Max	
lcc	Power Supply	Outputs ON		23	mA	$V_{CC} = Max, P_n = Gnd$ PE, D _S , OE = 4.5 V $\overline{CP} = \overline{\ }$	
	Current	Outputs OFF]	25		$V_{CC} = Max, PE, DS = 4$ Pn, OE, $\overline{CP} = Gnd$	
			54/		1		
			54/	74LS			
SYMBOL	PARA	METER	54/ CL =	74LS 15 pF	UNITS	CONDITIONS	
SYMBOL	PARA	METER	54/ CL = Min	74LS 15 pF Max	UNITS	CONDITIONS	
SYMBOL	PARAI Maximum Shift	METER Frequency	54/ CL = Min 30	74LS 15 pF Max	UNITS	CONDITIONS Figs. 3-1, 3-9	
SYMBOL f _{max} tPLH tPHL	PARAI Maximum Shift Propagation Del CP to Qn	METER Frequency ay	54/ CL = Min 30	74LS 15 pF Max 30 26	UNITS MHz ns	CONDITIONS Figs. 3-1, 3-9 Figs. 3-1, 3-9	
SYMBOL max IPLH IPHL IPZH IPZL	PARAN Maximum Shift I Propagation Del CP to Qn Output Enable T	METER Frequency ay	54/ CL = Min 30	74LS 15 pF Max 30 26 18 20	UNITS MHz ns ns	CONDITIONS Figs. 3-1, 3-9 Figs. 3-1, 3-9 Figs. 3-3, 3-11, 3-12 RL = 2 kΩ,	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ}\text{ C}$

tplz

SYMBOL	PARAMETER	54/	54/74LS		CONDITIONS	
		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW Ds , P_n to \overline{CP}	20 20		ns	Fig. 3-7	
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S , P _n to \overline{CP}	10 10		ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20		ns	Fig. 3-7	
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP	0 0		ns	- Hg. 0 F	
t _w (L)	CP Pulse Width LOW	20		ns	Fig. 3-9	

20

 $R_L = 2 k\Omega$, $C_L = 5 pF$