
PKGS

Plastic

DIP (P)

DIP (D) Flatpak

(F)



INPUT LOADING/FAN-OUT: See Section 3 for U.L definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Falling Edge)	1.0/1.5
MR	Asynchronous Master Reset Input (Active HIGH)	0.5/0.25
$Q_0 - Q_3$	Flip-flop Outputs	10/5.0
		(2.5)

FUNCTIONAL DESCRIPTION — Each half of the '393 operates in the modulo-16 binary sequence, as indicated in the \div 16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the \overline{CP} input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

