



74LVT16646

3.3V ABT 16-Bit Transceiver/Register with TRI-STATE® Outputs

General Description

The LVT16646 contains sixteen non-inverting bidirectional registered bus transceivers providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The DIR inputs determine the direction of data flow through the device. The CPAB and CPBA inputs load data into the registers on the LOW-to-HIGH transition.


These transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16646 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V VCC
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16646
- Latch-up performance exceeds 500 mA

Ordering Code: See Section 11

Logic Symbol



	SSOP	TSSOP JEDEC
Order Number		74LVT16646MTD 74LVT16646MTDX
See NS Package Number	MS56A	MTD56


Connection Diagram

Pin Assignment for SSOP and TSSOP

•	٠٠.	ana .	-	•
		()		100
DIR, -	1	_	56	— G ₁
CPAB ₁ -	2		55	- CPBA ₁
SAB ₁ -	3		54	- SBA ₁
GND —	4		53	— GND
4 ₀	5		52	— В _О
4 -	6		51	— В ₁
v _{cc} —	7		50	− v _{cc}
A ₂ —	8		49	— в ₂
A3 —	9		48	— B ₃
A4 -	10		47	— В ₄
GND —	11		46	— GND
A ₅ —	12		45	— В ₅
A6 -	13		44	— B ₆
A7 —	14		43	— в ₇
A ₈ —	15		42	— В _в
A9 —	16		41	— B ₉
A10 -	17		40	— B ₁₀
GND —	18		39	— GND
A11 -	19		38	— B ₁₁
A ₁₂	20		37	— В ₁₂
A ₁₃ —	21		36	— B ₁₃
v _{cc} —	22		35	— v _{cc}
A14 -	23		34	— B₁₄
4 ₁₅	24		33	— B ₁₅
GND —	25		32	— GND
SAB ₂ -	26		31	— SBA ₂
CPAB ₂ —	27		30	— СРВА ₂
DIR ₂ —	28		29	− \bar{G}_2

TL/F/12023-2

Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.



Truth Table (Note)

Inputs			Data I/O		Output Operation Mode				
G ₁	DIR ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀₋₇	B ₀₋₇		
H	X X X	H or L _/ X	H or L X	X X X	X X X	Input	Input	Isolation Clock An Data into A Register Clock Bn Data Into B Register	
L L L	H H H	X HorL	X X X	L L H	X X X	Input	Output	An to Bn—Real Time (Transparent Mode) Clock An Data to A Register A Register to Bn (Stored Mode) Clock An Data into A Register and Output to Bn	
L L L	L L L	X X X	X H or L	X X X	L L H	Output	Input	Bn to An—Real Time (Transparent Mode) Clock Bn Data into B Register B Register to An (Stored Mode) Clock Bn into B Register and Output to An	

Note: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs. Also applies to data I/O (A and B: 8-15) and #2 control pins.


H = HIGH Voltage Level

X = Immaterial


L = LOW Voltage Level

= LOW-to-HIGH Transition.

Logic Diagram



TL/F/12023-7



TL/F/12023-8

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.