FAIRCHILD

SEMICONDUCTOR

74LVXC4245 8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs

General Description

The LVXC4245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for PCMCIA and other real time configurable I/O applications. The V_{CCA} pin accepts a 5V supply level. The "A" Port is a dedicated 5V port. The V_{CCB} pin accepts a 3V-to-5V supply level. The "B" Port is configured to track the V_{CCB} supply level respectively. A 5V level on the V_{CC} pin will configure the I/O pins at a 5V level and a 3V V_{CC} will configure the I/O pins at a 3V level. This device will allow the V_{CCB} voltage source pin and I/O pins on the "B" Port to float when \overline{OE} is HIGH. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation.

Features

■ Bidirectional interface between 5V and 3V-to-5V buses

February 1994

Revised July 1999


- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements patented EMI reduction circuitry
- Flexible V_{CCB} operating range
- Allows B Port and V_{CCB} to float simultaneously when OE is HIGH
- Functionally compatible with the 74 series 245

Ordering Code:

Order Number	Package Number	Package Description
74LVXC4245WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVXC4245QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74LVXC4245MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Pin Descriptions

Pin Names	Description
OE	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs



© 1999 Fairchild Semiconductor Corporation DS012009

www.fairchildsemi.com



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Recommended Operating

Supply Voltage (V _{CCA} ,V _{CCB})	-0.5V to +7.0V	С
DC Input Voltage (V ₁) @ \overline{OE} , T/ \overline{R}	-0.5V to V _{CCA} +0.5V	S
DC Input/Output Voltage (V _{I/O})	COA	
@ A _n	-0.5V to V _{CCA} +0.5V	Ir
@ B _n	–0.5V to V _{CCB} +0.5V	Ir
DC Input Diode Current (IIK)		
@ OE, T/R	±20 mA	
DC Output Diode Current (I _{OK})	±50 mA	F
DC Output Source or		N
Sink Current (I _O)	±50 mA	
DC V _{CC} or Ground Current		
Per Output Pin (I_{CC} or I_{GND})	±50 mA	
and Max Current	±200 mA	No the
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	ope
DC Latch-Up Source or		Ch Th
Sink Current	±300 mA	for
		No

Conditions (Note 2)	
Supply Voltage V _{CCA}	4.5V to 5.5V
V _{CCB}	2.7V to 5.5V
Input Voltage (V _I) @ OE, T/R	0V to V _{CCA}
Input/Output Voltage (V _{I/O})	
@A _n	0V to V_{CCA}
@B _n	0V to V_{CCB}
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	8 ns/V
$V_{\rm IN}$ from 30% to 70% of $V_{\rm CC}$	
V _{CC} @ 3V, 4.5V, 5.5V	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A Port unused pins (inputs and l/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter		V _{CCA}	V _{CCB}	$T_A = +25^{\circ}C$		$T_A = -40^\circ C \text{ to } +85^\circ C$	Units	Conditions
Cynibol	i aranielei		(V) (V)	(V)	(V) Typ		Guaranteed Limits		
V _{IHA}	Minimum HIGH Level	A _n	4.5	2.7		2.0	2.0		$V_{OUT} \le 0.1V$
	Input Voltage	OE	4.5	3.6		2.0	2.0		or
		T/R	5.5	5.5		2.0	2.0	v	$\geq V_{CC} - 0.1V$
V _{IHB}		Bn	4.5	2.7		2.0	2.0	Ň	
			4.5	3.6		2.0	2.0		
			4.5	5.5		3.85	3.85		
/ _{ILA}	Maximum LOW Level	A _n	4.5	2.7		0.8	0.8		$V_{OUT} \le 0.1V$
	Input Voltage	OE	4.5	3.6		0.8	0.8		or
		T/R	5.5	5.5		0.8	0.8	v	$\geq V_{CC} - 0.1V$
V _{ILB}	1 1	B _n	4.5	2.7		0.8	0.8	ľ	
			4.5	3.6		0.8	0.8		
			4.5	5.5		1.65	1.65		
V _{OHA}	Minimum HIGH Level		4.5	3.0	4.49	4.4	4.4	V	$I_{OUT} = -100 \ \mu A$
	Output Voltage		4.5	3.0	4.25	3.86	3.76	v	$I_{OH} = -24 \text{ mA}$
V _{ОНВ}			4.5	3.0	2.99	2.9	2.9		$I_{OUT} = -100 \ \mu A$
			4.5	3.0	2.85	2.56	2.46		$I_{OH} = -12 \text{ mA}$
			4.5	3.0	2.65	2.35	2.25	v	$I_{OH} = -24 \text{ mA}$
			4.5	2.7	2.5	2.3	2.2	v	$I_{OH} = -12 \text{ mA}$
			4.5	2.7	2.3	2.1	2.0		$I_{OH} = -24 \text{ mA}$
			4.5	4.5	4.25	3.86	3.76		$I_{OH} = -24 \text{ mA}$
V _{OLA}	Maximum LOW Level		4.5	3.0	0.002	0.1	0.1	v	$I_{OUT} = 100 \ \mu A$
	Output Voltage		4.5	3.0	0.21	0.36	0.44	v	$I_{OL} = 24 \text{ mA}$
V _{OLB}			4.5	3.0	0.002	0.1	0.1		$I_{OUT} = 100 \ \mu A$
			4.5	3.0	0.21	0.36	0.44		$I_{OL} = 24 \text{ mA}$
			4.5	2.7	0.11	0.36	0.44	V	$I_{OL} = 12 \text{ mA}$
			4.5	2.7	0.22	0.42	0.5		$I_{OL} = 24 \text{ mA}$
			4.5	4.5	0.18	0.36	0.44		$I_{OL} = 24 \text{ mA}$
IN	Maximum Input								$V_I = V_{CCA}, GND$
	Leakage Current @		5.5	3.6		±0.1	±1.0	μΑ	
	OE, T/R		5.5	5.5		±0.1	±1.0		

74LVXC4245

74LVXC4245

DC Electrical Characteristics (Continued)

$T_A = +25^{\circ}C$ $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$ V_{CCB} V_{CCA} Symbol Parameter Units Conditions (V) (V) **Guaranteed Limits** Тур Maximum 3-STATE 5.5 3.6 ±5.0 I_{OZA} ±0.5 $V_I = V_{IL}, V_{IH}, \overline{OE} = V_{CCA}$ μΑ $V_{O} = V_{CCA}, GND$ ±0.5 Output Leakage @ An 5.5 5.5 ±5.0 $V_{I} = V_{IL}, V_{IH}, \overline{OE} = V_{CCA}$ Maximum 3-STATE 5.5 3.6 ±0.5 ±5.0 I_{OZB} μΑ Output Leakage @ Bn 5.5 5.5 ±0.5 ±5.0 $V_O = V_{CCB}, \, GND$ ΔI_{CC} Maximum All Inputs 5.5 5.5 1.0 1.35 1.5 mΑ $V_{I} = V_{CC} - 2.1V$ $V_{I} = V_{CCB} - 0.6V$ 5.5 0.35 0.5 I_{CC}/Input B_n 3.6 mΑ Quiescent V_{CCA} I_{CCA1} $A_n = V_{CCA}$ or GND Supply Current as B 5.5 Open 8 80 μΑ $B_n = Open, \overline{OE} = V_{CCA}$ Port Floats $T/\overline{R} = V_{CCA}, V_{CCB} = Open$ Quiescent V_{CCA} $A_n = V_{CCA}$ or GND I_{CCA2} 5.5 3.6 8 $B_n = V_{CCB}$ or GND Supply Current 80 μA 5.5 5.5 8 80 $\overline{OE} = GND, T/\overline{R} = GND$ Quiescent V_{CCB} $A_n = V_{CCA}$ or GND I_{CCB} Supply Current 5.5 3.6 5 50 μA $B_n = V_{CCB}$ or GND 5.5 5.5 8 80 $\overline{OE} = GND, T/\overline{R} = V_{CCA}$ Quiet Output 5.0 3.3 1.5 (Note 3) (Note 4) VOLPA V Maximum Dynamic 5.0 5.0 1.5 (Note 3) (Note 4) 5.0 33 0.8 VOLPB V_{OL} V 5.0 5.0 1.5 Quiet Output Minimum 5.0 3.3 -1.2 (Note 3) (Note 4) VOLVA V Dynamic V_{OL} 5.0 5.0 -1.2 VOLVB 5.0 3.3 -0.8 (Note 3) (Note 4) V 5.0 5.0 -1.2 Minimum HIGH Level 3.3 2.0 VIHDA 5.0 (Note 3) (Note 5) V Dynamic Input 5.0 5.0 2.0 VIHDB Voltage 5.0 3.3 2.0 (Note 3) (Note 5) V 50 5.0 3.5 Maximum LOW Level 5.0 3.3 0.8 (Note 3) (Note 5) V_{ILDA} V Dynamic Input 5.0 5.0 0.8 VILDB Voltage 5.0 3.3 0.8 (Note 3) (Note 5) V 5.0 5.0 1.5

Note 3: Worst case package.

Note 4: Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.

Note 5: Max number of Data Inputs (n) switching. (n–1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), 0V to threshold (V_{ILD}), f = 1 MHz.

	Parameter	$C_L = 50 \text{ pF}$ $V_{CCA} = 4.5V \text{ to } 5.5V$ $V_{CCB} = 4.5V \text{ to } 5.5V$					$C_L = 50 \text{ pF}$ $V_{CCA} = 4.5 \text{V to } 5.5 \text{V}$ $V_{CCB} = 2.7 \text{V to } 3.6 \text{V}$					Units
Symbol												
		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		T _A = +25°C			$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$			
		Min	Тур Мах		Min Max		Min Typ		Max	Min	Max	
			(Note 6)					(Note 7)				1
t _{PHL}	Propagation	1.0	4.9	6.5	1.0	7.0	1.0	5.5	7.5	1.0	8.0	ns
t _{PLH}	Delay A to B	1.0	4.0	5.5	1.0	6.0	1.0	5.0	7.0	1.0	7.5	115
t _{PHL}	Propagation	1.0	4.7	6.5	1.0	7.0	1.0	5.6	7.5	1.0	8.0	ns
t _{PLH}	Delay B to A	1.0	3.9	5.0	1.0	5.5	1.0	4.3	6.0	1.0	6.5	
t _{PZL}	Output Enable	1.0	5.6	7.5	1.0	8.0	1.0	6.7	9.0	1.0	10.0	ns
t _{PZH}	Time OE to B	1.0	5.7	7.5	1.0	8.0	1.0	6.9	9.5	1.0	10.0	115
t _{PZL}	Output Enable	1.0	7.4	9.0	1.0	10.0	1.0	8.0	10.0	1.0	11.0	
t _{PZH}	Time OE to A	1.0	6.1	7.5	1.0	8.5	1.0	6.3	8.0	1.0	8.5	ns
t _{PHZ}	Output Disable	1.0	4.8	7.0	1.0	7.5	1.0	6.0	9.0	1.0	9.5	
t _{PLZ}	Time OE to B	1.0	3.8	5.5	1.0	6.0	1.0	4.2	6.5	1.0	7.0	ns
t _{PHZ}	Output Disable	1.0	3.4	5.5	1.0	6.0	1.0	3.4	5.5	1.0	6.0	
t _{PLZ}	Time OE to A	1.0	2.9	4.5	1.0	5.0	1.0	2.9	5.0	1.0	5.5	ns
t _{OSHL}	Output to Output									1		
t _{OSLH}	Skew (Note 8)		1.0	1.5		1.5		1.0	1.5		1.5	ns
	Data to Output											

Note 6: Typical values at $V_{CCA} = 5V$, $V_{CCB} = 5V$ @25°C.

Note 7: Typical values at V_{CCA} = 5V, V_{CCB} = 3.3V @25°C.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design.

Capacitance

Symbol	Parameter		Тур	Units	Conditions
CIN	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output Capacitance		10	pF	$V_{CCA} = 5V, V_{CCB} = 3.3V$
C _{PD}	Power Dissipation Capacitance	A→B	45	pF	$V_{CCA} = 5V$
	(Note 9)	B→A	50	pF	V _{CCB} = 3.3V

Note 9: C_{PD} is measured at 10 MHz.

Power Up Considerations

To insure the system does not experience unnecessary $I_{\rm CC}$ current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the $V_{\mbox{CCA}}$
- $\overline{\text{OE}}$ should ramp with or ahead of $\text{V}_{\text{CCA}}.$ This will help guard against bus contention.
- The Transmit/Receive control pin (T/ $\!\overline{\!R}\!$) should ramp with $V_{CCA},$ this will ensure that the A Port data pins are con-

figured as inputs. With V_{CCA} receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.


A side data inputs should be driven to a valid logic level. This will prevent excessive current draw.

The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.

TABLE 1. Low Voltage Translator Power Up Sequencing Table

Device Type	V _{CCA}	V _{CCB}	T/R	OE	A Side I/O	B Side I/O	Floatable Pin Allowed			
74LVXC4245	5V (power up 1st)	2.7V to 5.5V configurable	ramp with V _{CCA}	ramp with V _{CCA}	logic 0V or V _{CCA}	outputs	yes, V _{CCB} and B I/O's w/ $\overline{\text{OE}}$ HIGH			
Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.										


74LVXC4245



The LVXC4245 is a 24-pin dual supply device well suited for PCMCIA configurable I/O applications. Ideal for low power notebook designs, the LVXC4245 consumes less than 1 mW of quiescent power in all modes of operation. The LVXC4245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying $V_{\rm CCB}$ of the LVXC4245 to the card voltage supply, the PCMCIA card

will always experience rail to rail output swings, maximizing the reliability of the interface.

The V_{CCA} pin on the LVXC4245 must always be tied to a 5V power supply. This voltage connection provides internal references needed to account for variations in V_{CCB}. When connected as in the block diagram above, the LVXC4245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).



74LVXC4245

www.fairchildsemi.com

