

November 1992 Revised April 1999

### **74VHC86**

# **Quad 2-Input Exclusive-OR Gate**

#### **General Description**

The VHC86 is an advanced high speed CMOS Quad Exclusive OR Gate fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and on two supply systems such as battery back up. This

circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**


- High Speed:  $t_{PD} = 4.8$  ns (typ) at  $V_{CC} = 5V$
- Low Power Dissipation:  $I_{CC} = 2 \mu A \text{ (Max.)} @ T_A = 25^{\circ}C$
- High Noise Immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (Min.)
- Power down protection is provided on all inputs
- Low Noise: V<sub>OLP</sub> = 0.8V (Max.)
- Pin and Function Compatible with 74HC86

#### **Ordering Code:**


Order Number	Package Number	Package Description
74VHC86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VHC86SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC86MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**



## **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description					
A <sub>0</sub> -A <sub>3</sub>	Inputs					
B <sub>0</sub> -B <sub>3</sub>	Inputs					
O <sub>0</sub> -O <sub>3</sub>	Outputs					

#### **Truth Table**

Α	В	0
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +7.0V \\ DC Input Voltage (V_{IN}) & -0.5V to +7.0V \\ \end{tabular}$ 

Storage Temperature (T<sub>STG</sub>) -65°C to +150°C

Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 2)

Input Rise and Fall Time  $(t_r, t_f)$ 

$$\begin{split} \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & \text{0 ns/V} \sim 100 \text{ ns/V} \\ \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & \text{0 ns/V} \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Зупівої	Farameter	(V)	Min Typ		Max	Min Max		Units	Conditions	
V <sub>IH</sub>	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		0.3 V <sub>CC</sub>	V		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50  \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I <sub>OL</sub> = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	V <sub>IN</sub> = 5.5V or GND	
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$ or GND	

#### **Noise Characteristics**


Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> =	25°C	Units	Conditions	
Cymbol	i didilicio	(V)	Тур	Limit	Omio		
V <sub>OLP</sub> (Note 3)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.3	0.8	V	$C_L = 50 \text{ pF}$	
V <sub>OLV</sub> (Note 3)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.3	-0.8	V	$C_L = 50 \text{ pF}$	
V <sub>IHD</sub> (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50 \text{ pF}$	
V <sub>ILD</sub> (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF	

Note 3: Parameter guaranteed by design.

## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
- Cyllibol			Min	Тур	Max	Min	Max	Ointo	Conditions
t <sub>PHL</sub>	Propagation Delay	$3.3 \pm 0.3$		7.0	11.0	1.0	13.0	ns	C <sub>L</sub> = 15 pF
t <sub>PLH</sub>				9.5	14.5	1.0	16.5	115	C <sub>L</sub> = 50 pF
		$5.0 \pm 0.5$		4.8	6.8	1.0	8.0	ns	C <sub>L</sub> = 15 pF
				6.3	8.8	1.0	10.0	115	C <sub>L</sub> = 50 pF
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
C <sub>PD</sub>	Power Dissipation Capacitance			18				pF	(Note 4)


Note 4: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>/4 (per gate).




## Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 0.43 TYP 7.72 4.16 6.4 4.4±0.1 -B-3.2 0.65 LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A 1.2 MAX 0.90+0.15 0.1 C ┌ 0.09-0.20 L0.10±0.05 0.65 42.00°TOP & BOTTO R0.16 R0.31-GAGE PLANE NOTES 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABJREF NOTE 6, DATED 7/93 0°-8° B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS 0.6±0.1 SEATING PLANE -1.00-DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

5

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com