74VHCT374A **Octal D-Type Flip-Flop with 3-STATE Outputs**

General Description

FAIRCHILD

SEMICONDUCTOR

The VHCT374A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flipflop is controlled by a clock input (CP) and an output enable input (\overline{OE}). When the \overline{OE} input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Note 1: Outputs in OFF-State.

Features


- High speed: $f_{MAX} = 140 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation: $I_{CC} = 4 \ \mu A \ (max) @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT374

Ordering Code:

Order Number	Package Number	Package Description
74VHCT374AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT374ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT374AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT374AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram

0E - 1	\bigcirc	20	_ v
			- 'cc
0 ₀ — 2		19	- 0 ₇
D ₀ — 3		18	— D ₇
D ₁ — 4		17	— D ₆
0 ₁ — 5		16	— 0 ₆
0 ₂ — 6		15	- 0 ₅
D ₂ — 7		14	— D ₅
D ₃ — 8		13	— D4
0 ₃ — 9		12	— 0 ₄
GND — 10		11	— СР

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
СР	Clock Pulse Input 3-STATE
OE	Output Enable Input 3-STATE
O ₀ –O ₇	Outputs

Functional Description

The VHCT374A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are com-mon to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flipflops.


Truth Table

	Inputs		Outputs
D _n	CP	OE	O _n
н	\	L	Н
L	~	L	L
Х	Х	Н	Z

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance $\mathcal{I} = LOW-to-HIGH Transition$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	
(Note 3)	–0.5V to V _{CC} + 0.5V
(Note 4)	-0.5V to +7.0V
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	
(Note 5)	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 6)

Recommended Opera Conditions (Note 6)	ting	74VHCT374A
Supply Voltage (V _{CC})	4.5V to +5.5V	H
Input Voltage (V _{IN})	0V to +5.5V	57
Output Voltage (V _{OUT})		Å
(Note 3)	0V to V _{CC}	-
(Note 4)	0V to 5.5V	
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$	
Input Rise and Fall Time (t_r, t_f)		
$V_{CC} = 5.0V \pm 0.5V$	0 ns/V ~ 20 ns/V	

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifica-tions should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading vari-ables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = \text{OV}.$

Note 5: $V_{OUT} < GND, \, V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$		T _A = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	
Cymbol	i ulunicici	(V)	Min	Тур	Max	Min	Max	Units	Contaitions	
VIH	HIGH Level	4.5	2.0			2.0		v		
	Input Voltage	5.5	2.0			2.0		v		
V _{IL}	LOW Level	4.5			0.8		0.8	v		
	Input Voltage	5.5			0.8		0.8	v		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$	
	Output Voltage	4.5	3.94			3.80		V	or V_{IL} $I_{OH} = -8 \text{ mA}$	
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = +50 \text{ uA}$	
	Output Voltage	4.5			0.36		0.44	V	or V_{IL} $I_{OL} = +8 \text{ mA}$	
I _{OZ}	3-STATE Output	5.5			±0.25	±2.5	uА	$V_{IN} = V_{IH} \text{ or } V_{IL}$		
	OFF-State Current	5.5			10.25		12.5	μΛ	$V_{OUT} = V_{CC}$ or GND	
I _{IN}	Input Leakage Current	0–5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V \text{ or GND}$	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND	
ICCT	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		5.5			1.55		1.50	ШA	Other Inputs = V_{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μA	$V_{OUT} = 5.5V$	
	(Power Down State)	0.0			0.0		5.0	μΛ		

Noise Characteristics

Symbol	Parameter	Vcc	T _A =	= 25°C	Units	Conditions	
Cymbol	i urumotor	(V)	Тур	Limits	onno	Conditions	
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	
Note 7: Par	ameter guaranteed by design.		•		•	•	

∢
4
N
ന
⊢
C
Т
>
4
N

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			T _A = -40°	C to +85°C	Units	Conditions	
	i arameter	(V)	Min	Тур	Max	Min	Max	Unita	0011	anions
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		4.1	9.4	1.0	10.5	ns		$C_L = 15 \text{ pF}$
t _{PHL}		5.0 ± 0.5		5.6	10.4	1.0	11.5	115		$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output Enable Time	5.0 ± 0.5		6.5	10.2	1.0	11.5	ns	$R_L = 1 \ k\Omega$	$C_L = 15 \text{ pF}$
t _{PZH}		5.0 ± 0.5		7.3	11.2	1.0	12.5	115		$C_L = 50 \text{ pF}$
t _{PLZ}	3-STATE Output Disable Time	5.0 ± 0.5		7.0	11.2	1.0	12.0	ns	$R_L = 1 \ k\Omega$	$C_L = 50 \text{ pF}$
t _{PHZ}		5.0 ± 0.5		7.0	11.2	1.0	12.0	110		
t _{OSLH}	Output to Output Skew	5.0 ± 0.5			1.0		1.0		(Note 8)	
t _{OSHL}		5.0 ± 0.5			1.0		1.0		(14010-0)	
f _{MAX}	Maximum Clock Frequency	5.0 ± 0.5	90	140		80		MHz		$C_L = 15 \text{ pF}$
		5.0 ± 0.5	85	130		75				$C_L = 50 \text{ pF}$
CIN	Input			4	10		10	pF	$V_{CC} = Ope$	n
	Capacitance			4	10		10	рі		
C _{OUT}	Output Capacitance			9				pF	$V_{CC} = 5.0$	/
C _{PD}	Power Dissipation Capacitance			25				pF	(Note 9)	

Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|$; $t_{OSHL} = |t_{PHL max} - t_{PHL min}|$


Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12m.

AC Operating Requirements


Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$			T _A = -40°	Units	
Gymbol	, arameter	(V)	Min	Тур	Max	Min	Max	onito
t _W (H)	Minimum Pulse	5.0 ± 0.5	6.5			8.5		ns
t _W (L)	Width (CP)	5.0 ± 0.5	0.5			0.5		115
t _S	Minimum Set-up Time	5.0 ± 0.5	2.5			2.5		ns
t _H	Minimum Hold Time	5.0 ± 0.5	2.5			2.5		115



www.fairchildsemi.com



www.fairchildsemi.com



⁷⁴VHCT374A Octal D-Type Flip-Flop with 3-STATE Outputs

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.