

Silicon Gate MOS 8102A-4

1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Access Time 450 ns Max.
- Single +5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability

- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The Intel®8102A-4 is a 1024 word by one bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 8102A-4 is designed for microcomputer memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable (\overline{CE}) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 8102A-4 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C

Storage Temperature -65°C to +150°C

Voltage On Any Pin

With Respect To Ground —0.5V to +7V

Power Dissipation 1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0$ °C to +70 °C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

SYMBOL	242445752	LIMITS					
	PARAMETER	MIN.	MIN. TYP.(1) MAX.		UNIT	TEST CONDITIONS	
L	INPUT LOAD CURRENT (ALL INPUT PINS)			10	μΑ	V _{IN} = 0 to 5.25V	
ILOH	OUTPUT LEAKAGE CURRENT			5	μΑ	CE = 2.0V, V _{OUT} = 2.4 to V _C	
ILOL	OUTPUT LEAKAGE CURRENT			-10	μΑ	CE = 2.0V, V _{OUT} = 0.4V	
I _{CC1}	POWER SUPPLY CURRENT		30	60	mA	ALL INPUTS = 5.25V DATA OUT OPEN T _A = 25°C	
I _{CC2}	POWER SUPPLY CURRENT			70	mA	ALL INPUTS = 5.25V DATA OUT OPEN T _A = 0°C	
V _{IL}	INPUT "LOW" VOLTAGE	-0.5		0.8	V		
V _{IH}	INPUT "HIGH" VOLTAGE	2.0		V _{CC}	V		
V _{OL}	OUTPUT "LOW" VOLTAGE			0.4	٧	I _{OL} = 2.1mA	
V _{OH}	OUTPUT "HIGH" VOLTAGE	2.4			V	I _{OH} = -100μA	

⁽¹⁾ Typical values are for $T_A = 25^{\circ}$ C and nominal supply voltage.

TYPICAL D.C. CHARACTERISTICS





A. C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

<u></u>		Limits			Ì
Symbol	Parameter		Typ.[1]	Max.	Unit
READ CYCL	E				
tRC	Read Cycle	450			ns
t _A	Access Time			450	ns
t _{CO}	Chip Enable to Output Time			230	ns
t _{OH1}	Previous Read Data Valid with Respect to Address	40			ns
t _{OH2}	Previous Read Data Valid with Respect to Chip Enable	0			ns
WRITE CYCI	LE				
twc	Write Cycle	450			ns
t _{AW}	Address to Write Setup Time	20			ns
t _{WP}	Write Pulse Width	300			ns
twR	Write Recovery Time	0			ns
t _{DW}	Data Setup Time	300			ns
t _{DH}	Data Hold Time	0			ns
t _{CW}	Chip Enable to Write Setup Time	300			ns

NOTE: 1. Typical values are for $T_A = 25^{\circ} C$ and nominal supply voltage.

A.C. CONDITIONS OF TEST

Input Pulse Levels:

0.8 Volt to 2.0 Volt

Input Rise and Fall Times:

10nsec

Timing Measurement

Inputs: Output: 1.5 Volts

Reference Levels

0.8 and 2.0 Volts

Output Load:

1 TTL Gate and CL = 100 pF


Capacitance^[2] T_A = 25°C, f = 1 MHz

SYMBOL	TEST	LIMITS (pF)		
STIVIBUL	1631	TYP.[1]	MAX.	
C _{IN}	INPUT CAPACITANCE (ALL INPUT PINS) V _{IN} = 0V	3	5	
Соит	OUTPUT CAPACITANCE V _{OUT} = 0V	7	10	


NOTE: 2. This parameter is periodically sampled and is not 100% tested.

Waveforms

READ CYCLE



WRITE CYCLE



Typical D. C. and A. C. Characteristics

