


REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

	LIMITS					TEST CO	OUTPUTS	NOTES		
CHARACTERISTICS					DRIVEN INPUTS				OTHER INPUTS	
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	Р		
"1" Output Voltage	2.6	3.5	-	V	2.0V				-800μA	6
"0" Output Voltage			0.4	v	0.8∨		4.75V	4.75V	9.6mA	7
"1" Input Current	ļ					ľ			}	
G Input			40	μA	4.5V		A = 0V			
A and B Inputs	1	-	40	μΑ	4.5V	1	G ₁ = 0V		ļ	1
P ₁ Input			40	μА		4.5V		0V		
P ₂ Input	Ì		80	μА		4.5V		0V	}	
P ₃ Input			120	μΑ		4.5V		0V		
P ₄ and P ₅ Inputs			160	μΑ		4.5V		0 V	1	
"0" Input Current		1		ł					1	
G, A and B			-1.6	mA	0.4V			5.25V		
P ₁ Input		1	-1.6	mA		0.4∨	0٧	5.25V	ł	
P ₂ Input			-3.2	mA		0.4V	0V	5.25V	1	
P ₃ Input			-4.8	mA		0.4V	0V	5.25 V	}	
P ₄ and P ₅ Inputs			-6.4	mA		0.4V	0٧	5.25V	1	
Power/Current Consumption]	95/18.1	140/26.6	mW/mA			5.25V	0V		12


$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

CHARACTERISTICS		LIMITS				TEST CONDITIONS				
						DRIVEN INPUTS		OTHER INPUTS		NOTES
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
Turn-on Delay		1								
G to C _E	ľ	16	25	ns		{	9		}	8
P to C _E	1	15	25	ns						8
Turn-off Delay	1	ł)	1	
G to C _E		15	23	ns					}	8
P to CE	j	8	15	ns					1	8
Input Latch Voltage	5.5			V	10mA	10mA	0V	0V	İ	9
Output Short Circuit									1	
Current	-20		-70	mA	5.0V	0V		1	0∨	


NOTES:

- All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to V_{CC}.
 All measurements are taken with ground pin tied to zero
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive logic definition:
 - "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased,
- Output source_current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to V_{CC}.
- 8. Refer to AC Test Figure.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Input "0" thresholds for P₁ through P₅ inputs are guaranteed to be 0.7 volts.
- 12. V_{CC} = 5.25V.


SCHEMATIC DIAGRAM




AC TEST FIGURE AND WAVEFORMS




					_			
SWITCH NO.		MI.	TCF	1 P(WAVEFORM			
PIN DES.	1	2	3	4	5	6	7	TYPE
Α	2	1	1	1	1	1	1	-
В	1	2	1	1	1	1	1	
G ₁	1	1	2	1	1	1	1	
G ₂	1	1	1	2	1	1	1	A and B
G ₃	1	1	1	1	2	1	1	
G ₄	1	1	1	1	1	2	1	
P ₄								
STEP A	2	1	1	1	1	1	2	
STEP B	1	2	1	1	1	1	2	
STEP C	1	1	2	1	1	1	2	
STEP D	1	1	1	2	1	1	2	C and D
STEP E	1	1	1	1	2	1	2	1
STEP F	1	1	1	1	1	2	2	






NOTES:

- Scope terminals to be ≤ 1-1/2" from package pins.
 Position 1 on all switches provides a logical "1".
 Position 2 on all switches provides a logical "0" when input signal is not present.
 All measurements are made at 1.5 volts level.





TYPICAL APPLICATION

