


REFER TO PAGE 15 FOR A, F AND Q PACKAGE PIN CONFIGURATIONS.

### DIGITAL 8000 SERIES TTL/MSI

#### DESCRIPTION

The 8261 Fast Carry Extender is a monolithic gate array designed specifically to be used in conjunction with the 8260 Arithmetic Logic element. A 8260/8261 combination facilitates the implementation of the look-ahead technique in adder systems, thus considerably improving propagation times. The circuit structure of this array is of the familiar TTL type.

#### LOGIC DIAGRAM



#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
"1" Output Voltage	2.6	3.5		V	2.0V				-800μA 9.6mA	6
"0" Output Voltage			0.4	V	0.8V		4.75V	4.75V		7
"1" Input Current										
G Input			40	μA	4.5V		A = 0V			
A and B Inputs			40	μA	4.5V		G <sub>1</sub> = 0V			
P <sub>1</sub> Input			40	μA		4.5V		0V		
P <sub>2</sub> Input			80	μA		4.5V		0V		
P <sub>3</sub> Input			120	μA		4.5V		0V		
P <sub>4</sub> and P <sub>5</sub> Inputs			160	μA		4.5V		0V		
"0" Input Current										
G, A and B			-1.6	mA	0.4V			5.25V		
P <sub>1</sub> Input			-1.6	mA		0.4V	0V	5.25V		
P <sub>2</sub> Input			-3.2	mA		0.4V	0V	5.25V		
P <sub>3</sub> Input			-4.8	mA		0.4V	0V	5.25V		
P <sub>4</sub> and P <sub>5</sub> Inputs			-6.4	mA		0.4V	0V	5.25V		
Power/Current Consumption		95/18.1	140/26.6	mW/mA			5.25V	0V		12


T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS				OUTPUTS	NOTES
					DRIVEN INPUTS		OTHER INPUTS			
	MIN.	TYP.	MAX.	UNITS	G,A,B	P	G,A,B	P		
Turn-on Delay G to C <sub>E</sub>		16	25	ns						8
P to C <sub>E</sub>		15	25	ns						8
Turn-off Delay G to C <sub>E</sub>		15	23	ns						8
P to C <sub>E</sub>		8	15	ns						8
Input Latch Voltage	5.5			V	10mA	10mA	0V	0V		9
Output Short Circuit Current	-20		-70	mA	5.0V	0V			0V	


## NOTES:

1. All voltage and current measurements are referenced to the ground terminal. Input terminals not specifically referenced are tied to  $V_{CC}$ .
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive logic definition:  
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to  $V_{CC}$ .
8. Refer to AC Test Figure.
9. This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
10. Manufacturer reserves the right to make design and process changes and improvements.
11. Input "0" thresholds for  $P_1$  through  $P_5$  inputs are guaranteed to be 0.7 volts.
12.  $V_{CC} = 5.25V$ .




## SCHEMATIC DIAGRAM



## AC TEST FIGURE AND WAVEFORMS




PIN DES.	SWITCH NO.	SWITCH POSITION							WAVEFORM TYPE
		1	2	3	4	5	6	7	
A	2	1	1	1	1	1	1	1	A and B
B	1	2	1	1	1	1	1	1	
G <sub>1</sub>	1	1	2	1	1	1	1	1	
G <sub>2</sub>	1	1	1	2	1	1	1	1	
G <sub>3</sub>	1	1	1	1	2	1	1	1	
G <sub>4</sub>	1	1	1	1	1	2	1	1	
P <sub>4</sub>									C and D
STEP A	2	1	1	1	1	1	1	2	
STEP B	1	2	1	1	1	1	1	2	
STEP C	1	1	2	1	1	1	1	2	
STEP D	1	1	1	2	1	1	1	2	
STEP E	1	1	1	1	2	1	1	2	
STEP F	1	1	1	1	1	2	1	2	



## NOTES:

1. Scope terminals to be  $\leq 1\text{-}1/2''$  from package pins.
2. Position 1 on all switches provides a logical "1". Position 2 on all switches provides a logical "0" when input signal is not present.
3. All measurements are made at 1.5 volts level.

## TYPICAL APPLICATION



16 BIT,  $T_A = 42\text{ns}$ , typical Fast Adder System (5 packages)

\*Tied to  $V_{CC}$  if not true inputs are used, otherwise to ground. Unused 8261 pins should be tied to  $V_{CC}$ .