

3-INPUT, 4-BIT DIGITAL | MULTIPLEXER

8263 8264

N,F,Q PACKAGES

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8263/8264 3-Input, 4-Bit Multiplexer is a gating array whose function is analogous to that of a 4-pole, 3-position switch. Four bits of digital data are selected from one of three inputs. A 2-bit channel-selection code determines which input is to be active.

The Data Complement input controls the conditional complement circuit at the Multiplexer output to effect either inverting or non-inverting data flow.

The 8263 employs active output structures to effect minimum delays: the 8264 utilizes bare collector outputs for expansion of input terms.


The 8264 may be expanded by connecting its outputs to the outputs of another 8264. Provision is made for use of a 3-bit code to determine which Multiplexer is selected; thus, eight Multiplexers may be commoned to effect a 4-pole, 24-position switch.

TRUTH TABLE

Data Input A _n B _n C _n	Channel Select So S1	Data Complement	Output Enable (8264)	Data Outputs
An x x	1 1	0	1	An
x B _n x	0 1	0	1	Bn
××Cη	1 0	0	1 1	C _n
x x x	0 0	0	1	Ö
An x x	1 1	1	1	A _n
хВ _п х	0 1	1	1	B _n
x x C _n	1 0	1	1	B _n C _n
ххх	0 0	1	1	i
x	x x	×	0 _	1_

X = Either State

LOGIC DIAGRAMS



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

		LIN	IITS					TEST CONDITIONS					
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	An	8 _n	C _n	so	S ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	NOTES
"1" Output Voltage (8263)	2.6	3.5		V	2.0V	2. 0 V	2.0V	2.0∨	2.0V	0.8V		-800µA	6
"1" Output Leakage Current)) []]			J	
(8264)			200	μА	2.0∨	2.0V	2.0∨	2.0∨	2.0V	0.8V	2.0V		8
"0" Output Voltage (8263)			0.4	V	0.8∨	0.8∨	0.80	2.0∨	2.0V	0.8∨	1	9.6mA	7
"0" Output Voltage (8264)			0.4	V	0.8∨				}			16.0mA	7
"0" Input Current							1		ļ		ļ	{	
An	-0.1		-1.6	mA	0.4V		1		[(
Bn	-0.1		-1.6	mA		0.4V		0.4∨		Į	l	Į i	
c _n	-0.1		-1.6	mA			0.40	1	0.4∨		ĺ	(
OE, DC	-0.1		-1.6	mA			1	ì		0.4V	0.4V	1	
S ₀ , S ₁	-0.1		-3.2	mA			1	0.4∨	0.4V)	ì) .	
"1" Input Current				}			İ	1	ì)		}	
An			40	μА	4.5V		1	οv	0∨	\)	
B _n			40	μА		4.5V	!		0∨			}	
c _n			40	μА			4.5V	οv		ĺ		ļ	
OE, DC			40	μА			1			4.5V	4.5∨	ļ	
s ₀ , s ₁			80	μА				4.5V	4.5V			ļ	


$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$

		LIF	RITS		TEST CONDITIONS												
CHARACTERISTICS	MIN.	TYP.	мах.	UNITS	An	8 _n	C _n	s ₀	s ₁	DATA COMP	OUTPUT ENABLE	OUTPUTS	NOTES				
Propagation Delay (8263)								-									
A _n to f _n	1 1	17	26	ns		ĺ	i)				10				
So, S1 to fn		25	36	ns		ĺ			1			1	10				
DC to f		17	26	ns		ł			1		1	i i	10				
Propagation Delay (8264)			ł	! !		ĺ	{	ł	1								
An to fn	1 1	25	36	ns		ĺ	{	ł	(,	1	10				
S ₀ , S ₁ to f _n		25	36	ns		1	ļ		ł				10				
DC to f		20	30	ns		ļ	ł	ļ				Į.	10				
OE to f		20	30	ns)))				!	10				
Input Voltage Rating				1			}		}								
An	5.5			,	10mA		{	ov	ov				l				
в _п	5.5			(v		10mA	((ov	,							
c''	5.5			v		1	10mA	ov	1								
s ₀	5.5			v		1	ĺ	10mA			{	1					
S ₁	5.5			v		ì	Ì	1	10mA		1	1					
DC	5.5		i	v			ì	ľ	ì	10mA	}	1					
OE	5.5		ŀ	v			}	ì	}		10mA	1					
Output Short Circuit Current (82S63)	-20		-70	mA			ì	}		}	}	ov	9, 11				
(82563) Power/Current Consumption							1			}			9				
] [378/	420/	mW/			l	ov	1	l	("				
(8263)	1 1	72	80	mA			l		l	[ļ						
	i i	400/	475/	mW/			1	ov	l	l							
(8264)		76	90.4	mA			1		1	1	1	I i					


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic Definition:
 "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to
- Output sink current is supplied through a resistor to V_{CC}. 7.
- Connect an external 1k ±1% resistor from V_{CC} to the output 8. for this test.
- 9. $V_{CC} = 6.25V$.
- 10. Refer to AC test figure.
- Not more than one output should be shorted at a time.

SCHEMATIC DIAGRAMS



SCHEMATIC DIAGRAMS (Cont'd)




AC TESTING

Step Delay No. From-To	Switching Positions										Waveform										
	Driven	Other Inputs																			
	Inputs	A ₀	B ₀	C ₀	Α1	В1	C ₁	A ₂	В2	C ₂	Α3	B3	C3	OE	OE	ΟE	S ₀	S ₁	DC	Types	
1	An to fn	2	2	1	1	2	1	1	2	1	1	2	1	1	1	1	1	1	1	1	C, D
2	So to fn	2	3	1	1	3	1	1	3	1	1	3	1	1	1	1	1	2	1	1	A, B
3	S ₀ to f _n	2	1	3	1	1	3	1	1	3	1	1	3	1	1	1	1	2	1	1	C, D
4	S ₁ to f _n	2	1	1	3	1	1	3	1	1	3	1	1	3	1	1	1	1	2	1	C, D
5	DC to fn	2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	C, D
6	OE _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	1		*	•	1	1	1	C, D

NOTE: Step number 6 is for 8264 only.

AC TEST FIGURE AND WAVEFORMS



^{*} Test one input at a time - others remain at "1".

TYPICAL APPLICATIONS

An approach to expanding the 8264 (bare collector output) is shown in Figure 1. The idea is to use common collectors with external pull-up resistors (one resistor for each of the four outputs) and make use of the output enable code.

As can be seen, the channel select lines are tied common, while a different enable code would be used to select a particular 8264. All non-selected 8264's have their outputs in the logic "1" condition, thus allowing the selected multiplexer to predominate.

Figure 2 illustrates a typical example using the 8263 (totem pole output) along with the 8281 (4-bit binary counter) and the 8270/71 (4-bit shift register), to implement a variable modulus counter. The 8270's act as a 3-register memory. The outputs of the 8270's are fed to the corresponding inputs of the 8263. Now there are three different presettable 4-bit words that can be chosen by the 8264. By alternating the channel select codes, the 8281 counter is preset with one of three words and produces an output whose repetition rate is dependent on the inputs from the multiplexer.

