
# DIGITAL 8000 SERIES TTL/MSI

## **DESCRIPTION**

The 8268 is a single-bit full adder with gated true and complementary inputs, complementary sum  $(\Sigma \text{ and } \overline{\Sigma})$  outputs and an inverted carry output. By taking advantage of the unique true or inverted inputs and true or inverted outputs, parallel addition speed is greatly enhanced (by eliminating unnecessary inversions).

The device is designed for medium speed parallel and serial adder systems.

# LOGIC DIAGRAM



# TRUTH TABLE (See Notes 1, 2 and 3)

					-
CIN	Y	Х	COUT	Σ	$\overline{\Sigma}$
0	0	0	1	1	0
0	0	1	1	0	1
0	1 1	0	1	0	1
0	1 1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1

NOTES: 1.  $X = \overline{X} \cdot X_c$ ;  $Y = \overline{Y} \cdot Y_c$ where  $\overline{X} = \overline{X_1 \cdot Y_2}$ ;  $\overline{Y} = \overline{Y_1 \cdot Y_2}$ 

- When X or Y are used as inputs, X₁ and X₂ or Y₁ and Y₂ respectively must be tied to GND.
- When X<sub>1</sub> and X<sub>2</sub> or Y<sub>1</sub> and Y<sub>2</sub> are used as inputs, X or Y
  respectively must be left open or used to perform the WIREDAND function.

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

LIMITS				TEST CONDITIONS									NOTES		
MIN.	TYP.	MAX.	UNITS	X <sub>1</sub>	x <sub>2</sub>	x	×c	Υ1	Y2	Y	Y <sub>c</sub>	CIN	OUTPUTS	110123	
2.6	3.5	0.4	<b>v</b>	0.8V	0.8V	2.0V 2.0V	2.0V 2.0V	0.8V 0.8V	0.8V 0.8V	0,8V 2.0V	2.0V 2.0V		-500μA 16mA	6 7	
-0.1 -0.1 -0.1		-1.6 -1.6 -2.6	mA mA mA	4.5V 0.0V	0.4V 0.0V	0.4∨	4.5V								
-0.1 -0.1		-1.6 -1.6	mA mA	0.0∨	0.00		0.4V	4.5V	0.4∨	0.414	451			1	
-0.1 -0.1 -0.1		-2.6 -1.6 -8.0	mA mA					0.00	0.00	0.40	0.4V	0.4∨			
	8	40 40 40	μΑ μΑ μΑ	4.5V 0.0V		0.0V	4.5V								
		40 40 40	μΑ μΑ μΑ					4.5V 0.0V	4.5V 0.4V	0.0V	4.5V				
5.5		160	μA V	10mA	0.0			0.0V	0.0V			4.5V		12	
5.5 5.5		:	V V	0.0∨	10mA	0.0V	10mA								
5.5 5.5 5.5			\ \ \ \ \					0.0V	10mA	0.0V		10mA			
	2.6  -0.1 -0.1 -0.1 -0.1 -0.1 -0.1 -0.1 -0.	MIN. TYP.  2.6 3.5  -0.1 -0.1 -0.1 -0.1 -0.1 -0.1 -0.1 -0.1	MIN. TYP. MAX.  2.6 3.5 0.4  -0.1 -1.6 -1.6 -0.1 -1.6 -1.6 -1.6 -1.6 -1.6 -1.6 -1.6 -1.6	MIN. TYP. MAX. UNITS  2.6 3.5 0.4 V  -0.1 -1.6 mA -0.1 -2.6 mA -0.1 -1.6 mA -1.6	MIN. TYP. MAX. UNITS X <sub>1</sub> 2.6 3.5 0.4 V 0.8V  -0.1 -1.6 mA 0.4V -0.1 -1.6 mA 0.0V -0.1 -1.6 mA 0.0V -0.1 -1.6 mA 0.0V -0.1 -1.6 mA -0.1 -2.6 mA -0.1 -1.6 mA -0.1 -2.6 mA -0.1 -1.6 mA -0.0 mA  40 μA 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> 2.6 3.5 0.4 V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0.	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X  2.6 3.5 0.4 V 0.8V 0.8V 2.0V -0.1 -1.6 mA 0.4V 4.5V 0.4V -0.1 -2.6 mA 0.0V 0.0V 0.0V -0.1 -1.6 mA 0.0V 0.0V	MIN. TYP. MAX. UNITS $X_1$ $X_2$ $X$ $X_c$ 2.6 3.5 0.4 V 0.8V 0.8V 0.8V 2.0V 2.0V 2.0V 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> 2.6 3.5 0.4 V 0.8V 0.8V 2.0V 2.0V 0.8V  -0.1 -1.6 mA 0.4V 4.5V 0.4V -0.1 -1.6 mA 0.0V 0.0V 0.0V -1.6 mA 0.0V 0.0V 0.0V -1.6 mA 0.	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> 2.6 3.5 0.4 V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> Y  2.6 3.5 0.4 V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 2.0V  -0.1 -1.6 mA 0.4V 4.5V 0.4V 0.0V 0.0V 0.0V 0.4V 0.4V  -0.1 -1.6 mA 0.0V 0.0V 0.0V 0.4V 0.4V 0.4V 0.4V 0.4V	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> Y Y <sub>c</sub> 2.6 3.5 0.4 V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 2.0V 2.0V  -0.1 -1.6 mA 0.4V 4.5V 0.4V 0.0V 0.0V 0.0V 0.4V 4.5V 0.4V 0.0V 0.0V 0.0V 0.4V 4.5V 0.4V 0.0V 0.0V 0.0V 0.4V 0.4V 0.0V 0.0	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> Y Y <sub>c</sub> C <sub>IN</sub> 2.6 3.5 0.4 V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0	MIN. TYP. MAX. UNITS X <sub>1</sub> X <sub>2</sub> X X <sub>c</sub> Y <sub>1</sub> Y <sub>2</sub> Y Y <sub>c</sub> C <sub>IN</sub> OUTPUTS  2.6 3.5 0.4 V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 2.0V 2.0V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0.8V 0	

 $T_A = 25^{\circ} C$  and  $V_{CC} = 5.0 V$ 


CHARACTERISTICS	LIMITS				TEST CONDITIONS										
	MIN.	TYP.	MAX.	UNITS	<b>x</b> <sub>1</sub>	× <sub>2</sub>	x	x <sub>c</sub>	Y <sub>1</sub>	Y2	Y	Yc	c <sub>IN</sub>	OUTPUTS	NOTES
Power/Current Consumption		152/ 29	185/ 35	mW/ mA	-										14
Output Short Circuit Current (Σ) Output Short	-18		-57	mA	0.0V	0.0∨			0.0∨	0.0V	0.0∨		2.0V	0.0∨	11, 14
Circuit Current $(\overline{\Sigma})$ Output Short	-18		-57	mA	0.0	0.0∨			0.0V	0.0∨			0.0∨	0.0∨	11, 14
Circuit Current (Cout)	-18		-70	mA	0.0V	0.0∨			0.0V	0.00	-		0.0V	0.0V	11, 14
tnd 1 Cin to Cour		8	13	ns											8
tpd 0 Cin to Cout tpd 1 Yc to Cout tpd 0 Yc to Cout tpd 0 Yc to Cout tpd 1 Xc to C		8	13	ns											8
tpd 1 Yc to Cout		20	25	ns											8
tpd 0 Yc to Cout		20	25	ns				l							8
t <sub>pd</sub> 1 X <sub>c</sub> to Σ		35	45	ns		1		1	1	\ 	}				8
t <sub>pd</sub> 0 X <sub>c</sub> to Σ		35	45	ns											8 8
$\begin{array}{c} t_{pd} \ 0 \ X_c \ to \ \Sigma \\ t_{pd} \ 1 \ Y_c \ to \ \overline{\Sigma} \\ t_{pd} \ 0 \ Y_c \ to \ \overline{\Sigma} \end{array}$		25	35 35	ns											8
tpd UYc to 2		25 30	40	ns											8,9
tpd X1, X2 to X		15	20	ns									l		8,9
$\begin{array}{c} \text{pd} \\ \text{tpd} \; \text{X}_{1}, \; \text{X}_{2} \; \text{to} \; \overline{\text{X}} \\ \text{tpd} \; 0 \; \text{X}_{1}, \; \text{X}_{2}, \; \text{to} \; \overline{\text{X}} \\ \text{tpd} \; 1 \; \text{Y}_{1}, \; \text{Y}_{2}, \; \text{to} \; \overline{\text{Y}} \\ \text{tpd} \; 0 \; \text{Y}_{1}, \; \text{Y}_{2}, \; \text{to} \; \overline{\text{Y}} \end{array}$		30	40	ns											8,9
tpd   11, 12, 10 1		15	20	ns ns					1						8, 9
rpd 0 '1' '2' t0 1		'3	20	113					l			ĺ			3, 9

#### NOTES:

- All voltage measurements are referenced to the ground terminal.
   Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive logic definition:
- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 6. Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to VCC


- 8. Refer to AC Test Figure.
- This test is a measure of the required worst-case data set-up time.
- Manufacturer reserves the right to make design and process changes and improvements.
- 11. Not more than one output should be shorted at a time.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- 13. The total time required to perform the ADD function may be determined by summing the delays from X<sub>1</sub>, X<sub>2</sub> to  $\overline{X}$  or Y, Y<sub>2</sub>to  $\overline{Y}$  with the delay from X<sub>C</sub> or Y<sub>C</sub> to  $\Sigma$  or  $\overline{\Sigma}$ .
- 14. V<sub>CC</sub>= 5.25 volts.

#### AC TEST FIGURE AND WAVE FORMS



- 1. Perform test in accordance with test table.
- 2. Each output is tested separately.
- 3. Voltage values are with respect to network GND terminal.
- The generator has the following characteristics:  $V_{gen} = 2.6V$ , tr = tf  $\leqslant$  15ns. PW = 0.5ns, PRR = 1MHz.
- 5. Inputs and outputs not otherwise specified are open.
- 6. Capacitance shown include probe and jig capacitance.
- 7. All resistances are in ohms.

# **SCHEMATIC DIAGRAM**




TEST TABLE (See Note 5)

TEST NO.	OUTPUTS UNDER TEST	APPLY INPUT A TO	APPLY INPUT B TO	APPLY +2.6V TO	APPLY GND TO	APPLY OUTPUT LOADING TO
1	<b>C</b> out	None	C <sub>in</sub>	None	Y <sub>1</sub>	<b>C</b> out
2	Cout	None	c <sub>in</sub>	None	Y <sub>1</sub>	Cout
3	Cout	Yc	None	Cin	X <sub>1</sub> , Y <sub>1</sub>	Cout
4	Cout	Yc	None	Cin	X1, Y1	Cout
				U _0		Σ
5	Σ	Xc	None	Cin	X <sub>1</sub> , Y <sub>1</sub>	$\frac{\Sigma}{\Sigma}$
			-1			Cout
6	Σ	× <sub>c</sub>	None	Cin	X <sub>1</sub> , Y <sub>1</sub>	$\Sigma$ $\Sigma$ $C_{out}$
7	$rac{\overline{\Sigma}}{\Sigma}$	Y <sub>c</sub>	None	Cin	Y1	
8	$\overline{\Sigma}$	Yc	None	Cin	Y <sub>1</sub>	$rac{ar{\Sigma}}{ar{\Sigma}}$
9	X	None	X <sub>1</sub>	x <sub>2</sub>	None	X (CL = 15 pF)
10	X	None	x <sub>1</sub>	x <sub>2</sub>	None	X (CL = 15 pF)
11	₹	None	Y <sub>1</sub>	Y <sub>2</sub>	None	▼ (CL = 15 pF)
12	₹	None	Y <sub>1</sub>	Y <sub>2</sub>	None	▼ (CL = 15 pF)

## **TYPICAL APPLICATIONS**

# **4-BIT SERIAL ADD/SUBTRACTOR** SUM/DIFFERENCE INHIBIT/ENABLE SUM CONTROL LEAST SIGNIFICANT BIT AUGEND/MINUEND MOST SIGNIFICANT BIT SERIAL DATA INPUT 8270 SUM CARRY F/F X2 $c_{iN}$ 8268 MSB LSB ADDEND/SUBTRAHEND SERIAL DATA INPUT 8271 8825 MSB LSB CLOCK

# **N-BIT PARALLEL ADDER**



#### NOTES:

To expand storage register for serial/parallel operation, connect  $D_0$  to  $D_s$  of next stage and common the mode control lines and the clock line of the first stage to their respective second stage equivalents.

#### \*NOTE:

To expand output register for parallel outputs common clock, shift and load lines with their respective counterparts. For serial data output, also connect  $D_0$  of first register to  $D_s$  of next register.