# BCD DECADE COUNTER/STORAGE ELEMENT | 4-BIT BINARY COUNTER/STORAGE ELEMENT

A,F,W PACKAGES

## DIGITAL 8000 SERIES TTL/MSI

### DESCRIPTION

The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.


The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-bytwo, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

#### LOGIC DIAGRAM'S



**ELECTRICAL CHARACTERISTICS** (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS		L	MITS		TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
"1" Output Voltage	2.6	3.5		v	0.8∨	2.0V	2.0V		Output	-800µA	7
(All Outputs)	1								A		
"0" Output Voltage			0.4	V	0.8∨	0.8∨	0.8∨	l	Output	16mA	8
(All Outputs)									A		
"0" Input Current			l							1	
Strobe	-0.1		-1.6	mA	0.4V				ļ		
Data Inputs	-0.1		-1.2	mA		0.4V					
Reset	-0.1		-3.2	mA			0.4V				
Clock 1	-0.1		-3.2	mA				0.4V			
Clock 2 (8280)	-0.1		-3.2	mA					0.4V		
Clock 2 (8281)	-0.1		-1.6	mA					0.4V		
"1" Input Current											
Strobe	1		40	μА	4.5V						
Data Inputs	1		40	μА		4.5V	1				
Reset			80	μА			4.5V				
Clock 1			80	μА				4.5V			
Clock 2 (8280)			80	μΑ					4.5V		
Clock 2 (8281)			40	μΑ				l	4.5V	l	ļ
Power/Current Consumption		184/35	236/45	mW/mA			ov	ov	ov		12
Input Voltage Rating all Inputs	5.5			V	10mA	10mA	10mA	10mA	10mA		10
Output Short Circuit Current	-10		-60	mA	0∨					ov	9, 12

 $T_A = 25^{\circ} C$  and  $V_{CC} = 5.0 V$ 


CHARACTERISTICS		LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES	
Clock Mode ton Delay												
Bit A, B, C, D		15	25	ns							11	
Clock Mode toff Delay								ļ				
Bit A, B, C, D		15	25	ns			ŀ				11	
Data/Strobe ton Delay												
Bit A, B, C, D		25	35	ns			ŀ				11	
Data/Strobe toff Delay												
Bit A, B, C, D		30	40	ns	ļ						11	
Toggle Rate	20	25		MHz							11	
Strobe Pulse Width		20	35	ns				ł	AOUT	:	11	
Reset Pulse Width		20	35	ns			1		AOUT		11	
Strobe Release Time		30	40	ns				1	AOUT		11	
Reset Release Time		50	75	ns					AOUT		11	

#### NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- 4. Positive NAND logic definition:
  - "UP" Level = "1", "DOWN" Level = "0".
- 5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings

- should the isolation diodes become forward biased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- 8. Output sink current is supplied through a resistor to  $V_{CC}$ .
- 9. Not more than one output should be shorted at a time.
- 10. Each input is tested separately.
- 11. Refer to AC Test Figures.
- 12. V<sub>CC</sub> = 5.25V.


### TYPICAL OUTPUT CHARACTERISTICS




### **SCHEMATIC DIAGRAM**




### AC TEST FIGURES AND WAVEFORMS




### AC TEST FIGURES AND WAVEFORMS (Cont'd)




### MINIMUM STROBE PULSE WIDTH






INPUT PULSE: Amplitude = 2.6V t<sub>r</sub> = t<sub>f</sub> = 5ns.

#### MINIMUM RESET PULSE WIDTH






INPUT PULSE: Amplitude = 2.6V  $t_r = t_f = 5$ ne max.

Note: Outputs must be previously brought high by placing a "0" on the D strobe input. A pulse generator may be substituted for the switch.

### AC TEST FIGURES AND WAVEFORMS (Cont'd)



### **TYPICAL APPLICATIONS**

