## DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8280 Decade Counter and 8281 16-State Binary Counter are four-bit subsystems providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8280 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8281 Binary Counter may be connected as a divide-bytwo, eight, or sixteen counter.

Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state. A " 1 " or " 0 " at a data input will be transferred to the associated output when the strobe input is put at the " 0 " level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A " 0 " on the reset line produces " 0 " at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse, however there is no restriction on the transition time since the individual binaries are level-sensitive.

LOGIC DIAGRAMS


8281


ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| CHARACTERISTICS | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | UNITS | DATA STROBE | DATA INPUTS | RESET | CLOCK | $\underset{2}{\text { CLOCK }}$ | OUTPUTS |  |
| Clock Mode $T_{\text {on }}$ Delay Bit A, B, C, D |  | 15 | 25 | ns |  |  |  |  |  |  | 11 |
| Clock Mode $T_{\text {off }}$ Delay Bit A, B, C, D |  | 15 | 25 | ns |  |  |  |  |  |  | 11 |
| Data/Strobe ton Delay Bit A, B, C, D |  | $25$ | 35 | ns |  |  |  |  |  |  | 11 |
| Data/Strobe toff Delay Bit A, B, C, D |  | 30 | 40 | ns |  |  |  |  |  |  | 11 |
| Toggle Rate | 20 | 25 |  | MHz |  |  |  |  |  |  | 11 |
| Strobe Pulse Width |  | 20 | 35 | ns |  |  |  |  | $A_{\text {OUT }}$ |  | 11 |
| $\overline{\text { Reset Pulse Width }}$ |  | 20 | 35 | ns |  |  |  |  | $A_{\text {OUt }}$ |  | 11 |
| Strobe Release Time |  | 30 | 40 | ns |  |  |  |  | A OUT |  | 11 |
| $\overline{\text { Reset }}$ Release Time |  |  | 75 | ns |  |  |  |  | A OUT |  | 11 |

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND logic definition:
"UP"Level = "1","DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings
should the isolation diodes become forward biased.
6. Measurements apply to each output and the associated data input independently.
7. Output source current is supplied through a resistor to ground.
8. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
9. Manufacturer reserves the right to make design and process changes and improvements.
10. Each input is tested separately.
11. Refer to $A C$ Test Figures.
12. $V_{C C}=5.25 \mathrm{~V}$.

TYPICAL OUTPUT CHARACTERISTICS


## SCHEMATIC DIAGRAM



AC TEST FIGURES AND WAVEFORMS


NOTE: Input pulse notations apply unless otherwise specified.


## CLOCK MODE $\mathrm{t}_{\mathrm{on}} / \mathrm{t}_{\mathrm{off}}$ DELAY



1. $t_{0 n}$ and $t_{\text {off }}$ are measured from the clock input of each binary to the $Q$

INPUT PULSE: Amplitude $=2.6 \mathrm{~V}$ output of that binary.
2. Each Q output will be loaded with the following load circuit:

AC TEST FIGURES AND WAVEFORMS (Cont'd)


1. All res
. All resistor values are in ohms.
All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. $f=1 \mathrm{MHz}, V_{a c}=25 \mathrm{mV}$ rms
2. All diodes are 1N916.

MINIMUM STROBE PULSE WIDTH


MINIMUM RESET PULSE WIDTH

OUTPUTS
A,B,C,D
inPut pulse:
Amplitude $=2.6 \mathrm{~V}$
$t_{r}=t_{f}=5 n s$.

$\qquad$


INPUT PULSE:
Amplitude $=2.6 \mathrm{~V}$
$t_{r}=t_{f}=5$ ns max.
Note: Outputs must be previously brought high by placing a " 0 " on the $D$ strobe input. A pulse generator may be substituted for the switch.

AC TEST FIGURES AND WAVEFORMS (Cont'd)

## STROBE/RESET RELEASE TIME



NOTES:

1. All resistor values are in ohms.
2. All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A S8 Capacitance Bridge or equivalent. $\mathrm{f}=1 \mathrm{MHz}, V_{\mathrm{ac}}=25 \mathrm{mV} \mathrm{rms}$.
3. All diodes are 1 N916.

Clock, Strobe/Reset:
$\mathrm{Ampl}=2.6 \mathrm{~V}$
$\mathrm{tr}=\mathbf{t f}=5 \mathrm{~ns}$ max.
$P R R=1 \mathrm{MHz} 50 \%$ Duty Cycle.

## TYPICAL APPLICATIONS

## VARIABLE MODULUS COUNTER



TIMING DIAGRAM


