

DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 output functions. Each output function can be programmed either true active-High (F_p), or true active-Low (F_p^*). The true state of the output functions is controlled via an output Sum (OR) Matrix by a logical combination of 16-input variables, or their complements, up to 48 terms.

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include a chip-enable clocking input for output deskewing and inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and/or input variables.


FEATURES

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- INPUT VARIABLES – 16
- OUTPUT FUNCTIONS – 8
- PRODUCT TERMS – 48
- ADDRESS ACCESS TIME – 50ns, MAXIMUM
- POWER DISSIPATION – 600mW, TYPICAL
- INPUT LOADING – ($\sim 100\mu A$), MAXIMUM
- OUTPUT OPTION:
TRI-STATE OUTPUTS – 82S100
OPEN COLLECTOR OUTPUTS – 82S101
- OUTPUT DISABLE FUNCTION:
TRI-STATE – Hi-Z
OPEN COLLECTOR – Hi
- CERAMIC DIP

APPLICATIONS

LARGE READ ONLY MEMORY
RANDOM LOGIC
CODE CONVERSION
PERIPHERAL CONTROLLERS
LOOK-UP AND DECISION TABLES
MICROPROGRAMMING
ADDRESS MAPPING
CHARACTER GENERATORS
SEQUENTIAL CONTROLLERS

PIN CONFIGURATION



TRUTH TABLE

LET:

$$P_n = \prod_{i=0}^{15} (k_m I_m + j_m \overline{I_m}) \quad ; \quad k = 0, 1, X \text{ (Don't Care)}$$

$$n = 0, 1, 2, \dots, 47$$

where:


Unprogrammed state : $j_m = k_m = 0$

Programmed state : $j_m = \overline{k_m}$


$$S_r = f(\sum_{n=0}^{47} P_n) \quad ; \quad r \equiv p = 0, 1, 2, \dots, 7$$

MODE	P_n	\overline{CE}	F_p	F_p^*	$S_r \stackrel{?}{=} f(P_n)$
Disabled (82S101)	X	1	1	1	X
Disabled (82S100)			Hi-Z	Hi-Z	
Read	1	0	1	0	YES
	0	0	0	1	
	X	0	0	1	NO

BLOCK DIAGRAM



FPLA TYPICAL LOGIC PATH



NOTE:
FOR EACH OF THE 8 OUTPUTS, EITHER THE FUNCTION F_p (ACTIVE HIGH) OR F_p^* (ACTIVE LOW) IS AVAILABLE, BUT NOT BOTH. THE REQUIRED FUNCTION POLARITY IS USER PROGRAMMABLE VIA FUSE (S).

$$\begin{aligned}
 P_n &= I_0 \overline{I_1} I_2 \overline{I_3} \dots \overline{I_m} \\
 S_r &= P_0 + P_1 + P_2 + \dots + P_n \\
 S_r &= \overline{P_0} \cdot \overline{P_1} \cdot \overline{P_2} \cdot \dots \cdot \overline{P_n} \\
 F_p &= (\overline{CE}) + (S_r) = (\overline{CE}) + (P_0 + P_1 + P_2 + \dots + P_n) @ S = \text{SHORT} \\
 F_p^* &= (\overline{CE}) + (\overline{S_r}) = (\overline{CE}) + (\overline{P_0} \cdot \overline{P_1} \cdot \overline{P_2} \cdot \dots \cdot \overline{P_n}) @ S = \text{OPEN}
 \end{aligned}$$

ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{CC} Power Supply Voltage	+7	Vdc
V _{in} Input Voltage	+5.5	Vdc
V _{OH} High Level Output Voltage (82S101)	+5.5	Vdc
V _O Off-State Output Voltage (82S100)	+5.5	Vdc
T _A Operating Temperature Range	0° to +75°	°C
T _{stg} Storage Temperature Range	-65° to +150°	°C

ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C; 4.75V ≤ V_{CC} ≤ 5.25V

PARAMETER		TEST CONDITIONS		LIMITS			UNIT	NOTES
				MIN	TYP ²	MAX		
V _{IH}	High-Level Input Voltage	V _{CC} = 5.25V		2		0.8	V	1
V _{IL}	Low-Level Input Voltage	V _{CC} = 4.75V					V	1
V _{IC}	Input Clamp Voltage	V _{CC} = 4.75V, I _{IN} = −18mA					−0.8	−1.2
V _{OH}	High-Level Output Voltage (82S100)	V _{CC} = 4.75V, I _{OH} = −2mA		2.4			V	1, 5
V _{OL}	Low-Level Output Voltage	V _{CC} = 4.75V, I _{OL} = 9.6mA			0.35	0.45	V	1, 8
I _{OLK}	Output Leakage Current (82S101)	V _{CC} = 5.25V	V _{OUT} = 5.25V		1	40	μA	6
I _{O(OFF)}	Hi-Z State Output Current (82S100)		V _{OUT} = 5.25V		1	40	μA	6
			V _{OUT} = 0.45V		−1	−40	μA	6
I _{IH}	High-Level Input Current	V _{IN} = 5.5V			< 1	25	μA	
I _{IL}	Low-Level Input Current	V _{IN} = 0.45V			−10	−100	μA	
I _{OS}	Short-Circuit Output Current (82S100)	V _{CC} = 5.25V, V _{OUT} = 0V		−20		−70	mA	3, 7
I _{CC}	V _{CC} Supply Current (82S100, 82S101)	V _{CC} = 5.25V			120	170	mA	4
C _{IN}	Input Capacitance	V _{CC} = 5.0V	V _{IN} = 2.0V		5		pF	6
C _O	Output Capacitance		V _{OUT} = 2.0V		8		pF	

NOTES:

1. All voltage values are with respect to network ground terminal.
2. All typical values are at V_{CC} = 5V, T_A = 25°C.
3. Duration of short circuit should not exceed one second.
4. I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.
5. Measured with V_{IL} applied to \overline{CE} and a logic "1" stored.
6. Measured with V_{IH} applied to \overline{CE} .
7. Test each output one at the time.
8. Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to V_{CC}.

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP ²	MAX	
Propagation Delay						
T _{IA}	Input to Output	C _L = 30pF		35	50	ns
T _{CD}	Chip Disable to Output	R ₁ = 270		15	20	ns
T _{CE}	Chip Enable to Output	R ₂ = 600		15	20	ns

READ CYCLE

Timing diagram showing the relationship between the INPUT, \overline{CE} , $F_0 \sim F_7$, and output voltages V_{OH} and V_{OL} . The diagram illustrates the timing parameters T_{CE} , T_{IA} , and T_{CD} .

1. Set GND (pin 14) to OV, and V_{CC} (pin 28) to +5V.
2. Disable the chip by setting \overline{CE} (pin 19) to HIGH logic level.
3. Disable input variables by applying $V_{IN} = +10V$ to all inputs I_0 through I_{15} .
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to

outputs F_0 through F_5 with F_0 as LSB. Use standard TTL logic levels.

- 5a. If the P-term contains neither I_0 nor $\overline{I_0}$ (input is a Don't Care), fuse both I_0 and $\overline{I_0}$ links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I_0 , set to fuse the $\overline{I_0}$ link by lowering the input voltage to I_0 from $V_{IN} = +10V$ to a HIGH logic level. Execute step 6.
- 5c. If the P-term contains $\overline{I_0}$, set to fuse the I_0 link by lowering the input voltage to I_0 from $V_{IN} = +10V$ to a LOW logic level. Execute step 6.
- 6a. After $10\mu s$ delay, raise FE (pin 1) from 0V to +17V. The source must have a current limit of 250mA, and rise time of 10 to $50\mu s$.
- 6b. After $10\mu s$ delay, pulse the \overline{CE} input to +10V for a period of 1ms.
- 6c. After $10\mu s$ delay, return FE input to 0V.
7. Return input I_0 to a disable state by applying $V_{IN} = +10V$.
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove $V_{IN} = +10V$ from all input variables.

VERIFY INPUT VARIABLE

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +5V.
2. Enable F_7 output by setting \overline{CE} to +10V.
3. Disable input variables by applying $V_{IN} = +10V$ to inputs I_0 through I_5 .
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to outputs F_0 through F_5 .
5. Interrogate input variable I_0 as follows:
 - A. Lower the input voltage to I_0 from $V_{IN} = +10V$ to a HIGH logic level, and sense the state of output F_7 .
 - B. Lower the input voltage to I_0 from a HIGH to a LOW logic level, and sense the logic state of output F_7 .

The state of I_0 contained in the P-term is determined in accordance with the following truth table:

I_0	F_7	Input Variable State Contained In P-Term
0	1	$\overline{I_0}$
1	0	I_0
0	0	I_0
1	1	Dont Care
0	1	Dont Care
1	0	Dont Care
0	0	$(I_0), (\overline{I_0})$
1	1	$(I_0), (\overline{I_0})$

Note that two tests are required to uniquely determine the state of the input variable contained in the P-term.

6. Return input I_0 to a disable state by applying $V_{IN} = +10V$.
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove $V_{IN} = +10V$ from all input variables.

SUM MATRIX

PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All P_n links of unused P-terms in the Sum Matrix are not required to be fused.

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +8.5V.
2. Disable the chip by setting \overline{CE} (pin 19) to a HIGH logic level.
3. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables I_0 through I_5 , with I_0 as LSB. Use standard TTL levels.
- 4a. If the P-term is contained in output function F_0 ($F_0 = 1$ or $F_0^* = 0$), go to step 6.
- 4b. If the P-term is not contained in output function F_0 ($F_0 = 0$ or $F_0^* = 1$), set to fuse the P_n link by applying $V_{OUT} = +10V$ to output F_0 .
- 5a. After $10\mu s$ delay, raise FE (pin 1) from 0V to +17V.
- 5b. After $10\mu s$ delay, pulse the \overline{CE} input to +10V for a period of 1ms.
- 5c. After $10\mu s$ delay, return FE input to 0V.
6. Repeat steps 4 and 5 for all other output functions.
7. Repeat steps 3 through 6 for all other P-terms.
8. Remove +8.5V from V_{CC} .

VERIFY PRODUCT TERM

1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +8.5V.
2. Enable the chip by setting \overline{CE} (pin 19) to a LOW logic level.
3. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I_0 through I_5 , with I_0 as the LSB. Use standard TTL levels.
4. To determine the status of the P_n link in the Sum Matrix for each output function F_p or F_p^* , sense the state of outputs F_0 through F_7 . The status of the link is given by the following truth table:

Output		P-term Link
Active HIGH (F_p)	Active LOW (F_p^*)	
0	1	FUSED
1	0	PRESENT

5. Repeat steps 3 and 4 for all other P-terms.
6. Remove +8.5V from V_{CC} .