### DESCRIPTION

The 82S140 and 82S141 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S140 and 82S141 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 4 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S140 and 82S141 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S140/141, F, and for the military temperature range (-55°C to +125°C) specify S82S140/141, F.


### **FEATURES**

- Address access time: N82S140/141: 60ns max S82S140/141: 90ns max
- Power dissipation: .17mW/bit typ
- Input loading:
  - N82S140/141: -100μA max S82S140/141: -150μA max
- On-chip address decoding
- Output options:
  - S82S140: Open collector S82S141: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


### **APPLICATIONS**

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

### **PIN CONFIGURATION**



### **BLOCK DIAGRAM**



### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
V <sub>IN</sub>	Input voltage	+5.5	Vdc
	Output voltage		Vdc
VoH	High (82S140)	+5.5	
Vo	Off-state (82S141)	+5.5	
_	Temperature range		°C
TA	Operating		
.,,	N82S140/141	0 to +75	
	S82S140/141	-55 to +125	
TstG	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S140/141:  $0^{\circ}$  C  $\leq$  TA  $\leq$  +75° C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V S82S140/141:  $-55^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +125 $^{\circ}$  C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V

		241		N82S140/141			S82S140/141		
PARAMETER		TEST CONDITIONS1		Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
	Input voltage								V
VIL	Low		l	ł	.85			.80	i
ViH	High		2.0			2.0		3	
V <sub>IC</sub>	Clamp	$I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	
	Output voltage				- 52				V
VOL	Low	IOUT = 9.6mA		1	0.45	1		0.5	-
VoH	High (82S141)	$\overline{CE}_1 = Low, I_{OUT} = -2mA, \overline{CE}_2 = Low,$	2.4			2.4		41.00	
		$CE_3$ = High, $CE_4$ = High, High stored							l
	Input current								μΑ
hL	Low	$V_{IN} = 0.45V$	-		-100			-150	1
l <sub>tH</sub>	High	$V_{IN} = 5.5V$			40			50	
* -	Output current					1			
lolk	Leakage (82S140)	$\overline{CE}_1$ = High, $V_{OUT}$ = 5.5V, $\overline{CE}_2$ = High,			40		1	60	μА
		$CE_3 = Low, CE_4 = Low$							i '
IO(OFF)	Hi-Z state (82S141)	$\overline{CE}_1$ = High, $V_{OUT}$ = 0.5V, $\overline{CE}_2$ = High,		İ	-40	113		-60	μА
, ,		$CE_3 = Low, CE_4 = Low$							'
		$\overline{CE}_1$ = High, $V_{OUT}$ = 5.5V, $\overline{CE}_2$ = High,			40		67	60	
		$CE_3 = Low, CE_4 = Low$	10	İ	,				
los	Short circuit (82S141)	$V_{OUT} = 0V$	-20		-70	-15		-85	mA
Icc	V <sub>CC</sub> supply current		1	140	175	1 -	140	185	mA
	Capacitance	V <sub>CC</sub> = 5.0V	×						pF
CIN	Input	$V_{IN} = 2.0V$		5			5		
Cout	Output	$V_{OUT} = 2.0V$		8	11-	2.1	8	1 -	-

### AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$ , $R_2 = 1k\Omega$ , $C_L = 30pF$

N82S140/141:  $0^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +75 $^{\circ}$  C, 4.75 V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V

S82S140/141:  $-55^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +125 $^{\circ}$  C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V

PARAMETER		то	FROM	N82S140/141			S82S140/141			
				Min	Typ2	Max	Min	Typ <sup>2</sup>	Max	UNIT
T <sub>AA</sub> T <sub>CE</sub>	Access time	Output Output	Address Chip enable		40 20	60 40	-	40 20	90 50	ns
TcD	Disable time	Output	Chip disable		20	40	-,	20	50	ns

### NOTES


<sup>1.</sup> Positive current is defined as into the terminal referenced.

<sup>2.</sup> Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = +25$ °C.

### **TEST LOAD CIRCUIT**

# 

### **VOLTAGE WAVEFORM**



# PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) T<sub>A</sub> = +25°C

PARAMETER			LIMITS			
		TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	Power supply voltage To program¹	I <sub>CCP</sub> = 375 ± 75mA, Transient or steady state	8.5	8.75	9.0	V
Vcch VccL	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold <sup>2</sup> Programming supply current	V <sub>CCP</sub> = +8.75 ± .25V	1.4 300	1.5	1.6 450	V mA
VIH VIL	Input voltage High Low		2.4	0.4	5.5 0.8	<b>V</b>
lih liL	Input current High Low	V <sub>IH</sub> = +5.5V V <sub>IL</sub> = +0.4V			50 -500	μΑ
Vout	Output programming voltage3	$I_{OUT} = 200 \pm 20$ mA, Transient or steady state	16.0	17.0	18.0	٧
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
TR	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
to	Pulse sequence delay		10			μs
TPR	Programming time	$V_{CC} = V_{CCP}$			12	sec
TPSI	Initial programming pause	V <sub>C</sub> C = 0V	6			sec
TPR+TPS	Programming duty cycle4				50	%
FL	Fusing attempts per link		-		2	cycle

### NOTES

- 1. Bypass  $V_{CC}$  to GND with a  $0.01 \mu F$  capacitor to reduce voltage spikes.
- Ys is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 3. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle.
- 4. Programming duty cycle is 50% after continuous programming at 100% duty cycle.
- This is an updated method of programming and does not obsolete any programming systems presently being used.

### PROGRAMMING PROCEDURE

- Terminate all device outputs with a 10kΩ resistor to V<sub>CC</sub>. Apply CE<sub>1</sub> = High, CE<sub>2</sub> = Low, CE<sub>3</sub> = High and CE<sub>4</sub> = High.
- 2. Select the Address to be programmed, and raise VCC to VCCP = 8.75 ± .25V.
- 3. After  $10\mu s$  delay, apply  $V_{OUT} = +17 \pm 1V$  to the output to be programmed. Program one output at the time.
- After 10 μs delay, pulse the CE<sub>1</sub> input to logic low for 0.3 to 0.5ms.
- After 10μs delay, remove +17V from the programmed output.
- To verify programming, after 10μs delay, lower V<sub>CC</sub> to V<sub>CCH</sub> = +5.5 ± .2V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower V<sub>CC</sub> to V<sub>CCL</sub> =
- $\pm 4.5 \pm .2V$ , and verify that the programmed output remains in the high state.
- Raise V<sub>CC</sub> to V<sub>CCP</sub> = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After  $10\mu s$  delay, repeat steps 2 through 7 to program all other address locations.

## TYPICAL PROGRAMMING SEQUENCE

