82S2708-F.N

DESCRIPTION

The 82S2708 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S2708 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

This device includes on-chip decoding and 1 chip enable input for ease of memory expansion. It features tri-state outputs for optimization of word expansion in bused organizations.

The 82S2708 is available in both the commercial and military temperature ranges. For the commercial temperature range (0° to +75°C) specify N82S2708, and for the military temperature range (-55°C to +125°C) specify S82S2708.


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logicCode conversion


FEATURES

- Address access time: N82S2708: 70ns max S82S2708: 90ns max
- Power dissipation: 85μW/bit typ
- Input loading:
 - N82S2708: -100μA max S82S2708: -150μA max
- Chip enable input
- · On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are low level
- Pin for pin replacement for 2708 EROM
- Fully TTL compatible

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
Vон Vo	Output voltage High Off-state	+5.5 +5.5	Vdc
TA	Temperature range Operating N82S2708 S82S2708	0 to +75 -55 to +125	°C
TstG	Storage	-65 to +150	

82S2708-F,N

DC ELECTRICAL CHARACTERISTICS N82S2708: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V **\$82\$2708**: $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$, $4.5\text{V} \le \text{V}_{\text{CC}} \le 5.5\text{V}$

			N82S2708			\$82\$2708			
PARAMETER		TEST CONDITIONS	Min Typ ² Ma		Max	Max Min		Max	Max UNI
VIL Vih	Input voltage Low High		2.0		.85	2.0		.80	٧
Vic	Clamp	I _{IN} = -18mA		-0.8	-1.2	1	-0.8	-1.2	
Vol Voh	Output voltage Low High	I _{OUT} = 9.6mA I _{OUT} = -2.0mA, CE = Low, High stored	2.4		0.45	2.4		0.5	V
fil fin	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 40			-150 50	μΑ
lo(OFF)	Output current Hi-Z state	CE = High, V _{OUT} = 0.5V CE = High, V _{OUT} = 5.5V			-40 40	4.5		-60 60	μF
los	Short circuit	V _{OUT} = 0V	-20		-70	-15		-85	m/
lcc	Vcc supply current			140	175		140	185	m/
CIN Cout	Capacitance Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF$


N82S2708: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V S82S2708: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V \leq V_{CC} ≤ 5.5 V

				N82S2708			S82S2708			
PARAMETER		то	FROM	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
TAA TCE	Access time	Output Output	Address Chip enable		50 20	70 40		50 20	90 50	ns
TCD	Disable time	Output	Chip disable		20	40		20	50	ns


NOTES

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are $V_{CC} = 5.0V$, $T_A = +25^{\circ}C$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



82S2708-F,N

PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

			LIMITS			n n= 44
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	V
Vccp	Power supply voltage To program ¹	I _{CCP} = 375 ± 75mA, Transient or steady state	8.5	8.75	9.0	
V _{CCH}	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs	Verify threshold ²		1.4	1.5	1.6	V
ICCP	Programming supply current	V _{CCP} = +8.75 ± .25V	300		450	mA
VIH VIL	Input voltage High Low		2.4 0	0.4	5.5 0.8	V
IIн IIL	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$		0	50 -500	μA
Vout	Output programming voltage ³	$I_{OUT} = 200 \pm 20$ mA, Transient or steady state	16.0	17.0	18.0	٧
lout	Output programming current	$V_{OUT} = +17 \pm 1V$	180	200	220	mA
T_R	Output pulse rise time		10		50	μs
tp	CE programming pulse width		0.3	0.4	0.5	ms
to	Pulse sequence delay		10			μs
TPR	Programming time	$V_{CC} = V_{CCP}$			12	sec
TPSI	Initial programming pause	$V_{CC} = 0V$	6			sec
T _{PR} +T _{PS}	Programming duty cycle4				50	%
FL	Fusing attempts per link		}	1	2	cycle

NOTES

- 1. Bypass V_{CC} to GND with a $0.01 \mu F$ capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes
 the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- 3. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle
- 4. Programming duty cycle is 50% after continuous programming at 100% duty cycle.
- This is an updated method of programming and does not obsolete any programming systems presently being used.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a $10k\Omega$ resistor to V_{CC}. Apply $\overline{\text{CE}}$ = High.
- 2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} = 8.75 ± .25V
- 3. After $10\mu s$ delay, apply $V_{OUT} = +17 \pm 1V$ to the output to be programmed. Program one output at the time.
- 4. After 10μs delay, pulse the CE input to
- logic low for 0.3 to 0.5ms.
- 5. After $10\mu s$ delay, remove +17V from the programmed output.
- 6. To verify programming, after 10µs delay, lower V_{CC} to V_{CCH} = +5.5 ± .2V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} = +4.5 ± .2V, and verify that the pro-
- grammed output remains in the high state.
- 7. Raise V_{CC} to V_{CCP} = 8.75 ± .25V, and repeat steps 3 through 6 to program other bits at the same address.
- After 10 μs delay, repeat steps 2 through 7 to program all other address locations.

82S2708-F,N

TYPICAL PROGRAMMING SEQUENCE

