


The 8481 is a Quad 2-Input NAND Gate with bare output collectors. Absence of an output pull-up structure allows the user complete freedom in the use of the 8481 in collector-logic (wired-AND) and similar applications. Proper pull-up resistor selection will allow as many as 30 outputs to be tied together.

Collector logic, using the 8481, can provide increased system flexibility and lower system cost due to reduced can count.

Section 4 of this handbook provides detailed usage rules and collector-logic information for this element.

## BASIC CIRCUIT SCHEMATIC



ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS						
		MIN.	TYP.	MAX.	UNITS	TEMP. \$8481	TEMP. N8481	v <sub>cc</sub>	DRIVEN INPUT	OTHER INPUTS	OUTPUTS	NOTES
A -4	"1" OUTPUT LEAKAGE CURRENT			25	μA	+125°C	+75°C	5. OV	0.6V			11
A - 5 A - 3 A - 4	"0" OUTPUT VOLTAGE			0.35 0.35 0.35	v v v	-55°C +25°C +125°C	0°C +25°C +75°C	4.75V 5.0V 4.75V	2. 0V 2. 0V 2. 0V	2.0V 2.0V 2.0V	8.2mA 8.2mA 8.2mA	8 8 8
C -1 A -3 C -1	"0" INPUT CURRENT	-0.1 -0.1 -0.1		-0.8 -0.8 -0.8	mA mA mA	-55°C +25°C +125°C	0°C +25°C +75°C	5,25V 5,25V 5,25V	0.35V 0.35V 0.35V	5. 25V 5. 25V 5. 25V		
A-4	"1" INPUT CURRENT			25	μA	+125°C	+75°C	5.0V	4.5V	0 <b>V</b>		
A -6	PAIR DELAY	50		150	ns	+25°C	+25°C	5. 0V			D.C. F.O. = 9	9,13
C-2	FALL TIME			75	ns	-55°C	0°C	4.75V			A.C. F.O. = 2	10,13
C -2	TURN-ON DELAY			40	ns	+25°C	+25°C	5. OV			D.C. F.O. = 9	9,13
C-2	TURN-OFF DELAY			50	ns	+25°C	+25°C	5.0V			D.C. F.O. = 1	9,13
C -2	INPUT CAPACITANCE			3.0	pf	+25°C	+25°C	5.0V	2. OV			7
A-2	POWER CONSUMPTION OUTPUT "0" (Per Gate) OUTPUT "1"			16.8 5.2	mW mW	+25°C +25°C	+25°C +25°C	5.25V 5.25V	0V			
A-2	INPUT VOLTAGE RATING	5.5			v	+25°C	+25°C	5. 0V	50µA	0V		

## ELECTRICAL CHARACTERISTICS (NOTES: 1,2,3,4,5,6,12)

## Notes:

1.

- 2. 3.
- 5. 6.
- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open. All measurements are taken with ground pin tied to zero volts. Positive current flow is defined as into the terminal referenced. Positive NAND Logic definition: "UP" Level "1", "DOWN" Level = "0". Precautionary measures should be taken to ensure current limiting in accordance with Alsolute Maximum Ratings should the isolation divides become forward biased. Measurements apply to each gate element independently. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1 MHz,  $V_{ac} = 25mV_{rms}$ . All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.

8. Output sink current is supplied through a resistor to  $V_{\mbox{cc}}$ 

- 9. One DC fan-out is defined as 0.8mA.
- 10. One AC fan-out is defined as 50pf.
- 11. Connect an external 1K resistor from  $V_{\rm CC}$  to the output terminal for this test.
- 12. Manufacturer reserves the right to make design and process changes and imrovement
- 13. Detailed test conditions for AC testing are in Section 3.