



8826 DUAL J-K BINARY

The 8826 is a capacitively coupled, high-speed, Dual J-K Binary intended for use in systems requiring storage and counting rates up to 25MHz. Two completely separate binaries are provided with common connections only at V_{CC} and ground. Separate J, K, Clock, Q and \bar{Q} , and Reset lines are provided for each binary. The AC clock steering network provides high speed operation with low power consumption.


ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 15)

ACCEPTANCE TEST SUB-GROUP	CHARACTERISTIC	LIMITS				TEST CONDITIONS								
		MIN.	TYP.	MAX.	UNITS	TEMP. S8826	TEMP. N8826	V _{CC}	RESET	CLOCK	J	K	OUTPUT	NOTES
A-5	"1" OUTPUT VOLTAGE Q_1, Q_2	2.6			V	-55°C	0°C	4.75V	2.0V				-250μA	8, 12
A-3		2.8			V	+25°C	+25°C	5.0V	2.0V				-250μA	8, 12
A-4		2.6			V	+125°C	+75°C	4.75V	2.0V				-250μA	8, 12
A-5	"1" OUTPUT VOLTAGE \bar{Q}_1, \bar{Q}_2	2.6			V	-55°C	0°C	4.75V	0.8V				-250μA	8
A-3		2.8			V	+25°C	+25°C	5.0V	0.8V				-250μA	8
A-4		2.6			V	+125°C	+75°C	4.75V	0.7V				-250μA	8
A-5	"0" OUTPUT VOLTAGE Q_1, Q_2		0.40		V	-55°C	0°C	4.75V	0.8V				8.0mA	9
A-3			0.40		V	+25°C	+25°C	5.0V	0.8V				8.0mA	9
A-4			0.40		V	-125°C	+75°C	4.75V	0.7V				8.0mA	9
A-5	"0" OUTPUT VOLTAGE \bar{Q}_1, \bar{Q}_2		0.40		V	-55°C	0°C	4.75V	2.0V				8.0mA	9, 12
A-3			0.10		V	+25°C	+25°C	5.0V	2.0V				8.0mA	9, 12
A-4			0.40		V	+125°C	+75°C	4.75V	2.0V				8.0mA	9, 12
C-1	"0" INPUT CURRENT J_1, K_1, J_2, K_2		-2.4		mA	-55°C	0°C	5.25V					0.40V	
A-3			-2.4		mA	+25°C	+25°C	5.25V					0.40V	
C-1			-2.4		mA	+125°C	+75°C	5.25V					0.40V	
C-1	"0" INPUT CURRENT RESET ₁ , RESET ₂		-2.0		mA	-55°C	0°C	5.25V	0.40V				0.40V	
A-3			-2.0		mA	+25°C	+25°C	5.25V	0.40V				0.40V	
C-1			-2.0		mA	+125°C	+75°C	5.25V	0.40V				0.40V	
C-1	"0" INPUT CURRENT C _{P1} , C _{P2} (CLOCK)		-10		μA	+25°C	+25°C	5.25V					0.40V	
A-3			-10		μA	+25°C	+25°C	5.25V					0.40V	
C-1			-10		μA	+125°C	+75°C	5.25V					0.40V	
A-4	"1" INPUT CURRENT J ₁ , J ₂ , K ₁ , K ₂ , RESET ₁ , RESET ₂		25		μA	+125°C	+75°C	5.0V	4.5V				4.5V	4.5V
A-4	"1" INPUT CURRENT C _{P1} , C _{P2} (CLOCK)		25		μA	+125°C	+75°C	5.0V					4.5V	
A-2	POWER CONSUMPTION (Per Binary)		64		mW	+25°C	+25°C	5.25V						
A-2	OUTPUT SHORT CIRCUIT CURRENT Q ₁ , Q ₂ ONLY	-20	-70		mA	+25°C	+25°C	5.0V	0V					0V
C-1	INPUT LATCH VOLTAGE J ₁ , J ₂ , K ₁ , K ₂ , RESET ₁ , RESET ₂	6.5	5.0		V	+25°C	+25°C	5.0V	10mA				10mA	10mA
A-6	TURN-ON DELAY		6.0		V	+25°C	+25°C	5.0V					10μA	
A-6	TURN-OFF DELAY		35		ns	+25°C	+25°C	5.0V						D.C. F.O. -10
A-6	TOGGLE RATE		20		ns	+25°C	+25°C	5.0V						D.C. F.O. -10
C-2	OUTPUT FALL TIME		25		MHz	+25°C	+25°C	5.0V						10, 16
C-2	INPUT CAPACITANCE J ₁ , J ₂ , K ₁ , K ₂ , RESET ₁ , RESET ₂		3.0		pf	+25°C	+25°C	5.0V	2.0V				2.0V	2.0V
C-2	INPUT CAPACITANCE C _{P1} , C _{P2} (CLOCK)		50		pf	+25°C	+25°C							
A-6	CLOCK MODE HOLDING TEST		10		ns	+25°C	+25°C	5.0V		PULSE				
A-6	CLOCK MODE SWITCHING TEST		50		ns	+25°C	+25°C	5.0V		PULSE				


Notes:

- All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Measurements apply to each element independently.
- Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f = 1MHz, V_{AC} = 25mV_{rms}. All pins not specifically referenced are tied to ground for capacitance tests. Output pins are left open.
- Output source current is supplied through a resistor to V_{CC}.
- Output sink current is supplied through a resistor to V_{CC}.
- One DC fan-out is defined as 0.8mA.
- One AC fan-out is defined as 50pf.
- Momentarily apply zero volts to \bar{Q} and V_{CC} to Q to ensure state of the binary element prior to test measurement.
- To test "1" INPUT CURRENT AND LATCH VOLTAGE RATING for J and RESET, ensure Q = "0". To test "1" INPUT CURRENT AND LATCH VOLTAGE RATING for K, ensure \bar{Q} = "0".
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- Manufacturer reserves the right to make design and process changes and improvements.
- Detailed test conditions for AC testing are in Section 3.

A PACKAGE



J PACKAGE



8826

BASIC CIRCUIT SCHEMATIC

