DESIGN FEATURES

- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- . TTL Input and Output
- 16mA Address-Drive Capability

USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals

PRODUCT DESCRIPTION


The Signetics 8X60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs—see APPLICATIONS on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected—refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-served basis.

As shown in Figure 1, the FRC consists of:

- A 12-Bit Write Address Generation Counter (Counter #1) and a 12-Bit Read Address Generation Counter (Counter #2).
- A 12-Bit Up/Down Status Counter (Counter #3).
- · Twelve Three-State Address Drivers.
- · Control Logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter #3 generates full, empty, and half full status.

PACKAGE AND PIN DESIGNATIONS






Figure 1. Functional Block Diagram of FIFO RAM Controller

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes—write into the FIFO buffer memory or read from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chip-enable control are shown in the Timing Diagrams.

FIFO BUFFER MEMORY—WRITE CYCLE

To perform a write operation, SO must be high and SI must be low. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and WRITE output goes low. (Note. Normally, the WRITE output goes low after the address output becomes stable—refer to WRITE CYCLE TIMING DIAGRAM. The WRITE output may then act as a write or chip enable for the RAMs that are used to implement the memory.)

When the write cycle is ended (SI is forced high), the WRITE output goes high, the address output buffers return to a high-impedance state, Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY—READ CYCLE

To perform a read operation, \overline{SI} must be *high* and \overline{SO} must be *low*. When these conditions exist and other control parameters (Table 1) are satisfied; the read address contained in Counter #2 (Figure 1) is output to the address bus and the \overline{READ} output goes *low*.

When the read cycle is ended (SO is forced high), the READ output goes high, the output buffers return to a high-impedance state, Counter #2 (Read Address Generation) is incremented, Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

CONTROL LOGIC

To prevent the possibility of operational conflicts. Si and SO are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic—refer to the applicable TIMING DIAGRAMS and AC CHARACTERISTICS for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (LS1, LS2) inputs. When less than the maximum length is selected, the unused high-order bits of the address outputs are held in the high-impedance state.

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
н	L	32	64
L	н	512	1024
н	н	128	256

Generation of the status output signals (HALF FULL, FULL and EMP-TY) is a function of the Length Select (LS1, LS2) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

HALF FULL—this status output signals goes high on the positive-going edge of Si if the MSB of the selected length of Counter #3 becomes a "1". The HALF FULL signal will go from high-to-low on the positive-going edge of SO when, after the read cycle, the selected length of Counter #3 changes from "100 . 00" to "011 ...11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the

positive-going edge of SO when Counter #3 reaches a count of 127, the HALF FULL output will go from high-to-low

- FULL—this signal serves both as a status output and as an override input. The FULL signal goes high on the negative-going edge of SI if all bits of Counter #3 for selected length are equal to "1" The FULL output goes from high-to-low on the negativegoing edge of SO
- EMPTY—this signal also serves as a status output and as an override input. On the negative-going edge of SO, the EMPTY output is driven high if Status Counter #3 contains a value of "1", on the positive-going edge of SO, the counter is decremented to "0" The EMPTY output goes from high-to-low on the negativegoing edge of SI

Once the FULL signal is high, further Write Cycle Requests (SI = low) are ignored; similarly, once the EMPTY signal is high, further Read Cycle requests (SO = low) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are open-collector with on-chip 4 7K passive pull-up resistors. If either the FULL or EMPTY pins are forced low via external control, the corresponding write or read cycle may resume (provided the

Table 1. Summary of Operation

external FULL or EMPTY input is held low until the corresponding WRITE or READ output goes low) and the address/status counters will continue normal operation *- refer to Table 1

The user must force the RESET input low to initialize the chip (Note. If the RESET signal is driven low during a write or read cycle, the address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when RESET is active

- All internal counters are set to "0"
- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced low
- WRITE, READ, and EMPTY outputs are forced high.

When CE is high, the address output lines are forced to the highimpedance state, further write or read cycle requests are ignored, and all counters remain unchanged If CE switches from low-tohigh during a write or read cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data

*Refer to Note on inside back cover

INPUTS			INITIAL	F	ESULTI	NG OUTPUTS		
RESET	CE	ΞĪ	SO	CONDITIONS	WRITE	READ	ADDRESS BUS	COMMENTS
L	Х	X	Х		Н	Н	Hı-Z	Reset all counters to 0
H	Х	Ι	Η		H_	Н	Hi-Z	No action
н	L	١	Н	FULL = L	L	Н	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)
Н	L	ا ۔	Н	FULL = H	H_	Н	Hı-Z	Stack full (Write inhibited)
Ħ	L	Ħ	L	EMPTY = L			Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)
Н	L	Н	L	EMPTY = H	н	н	Hı-Z	Stack empty (Read inhibited)
н	L	L	1	Write cycle in progress			Write address from Ctr #1	Continue write cycle (until \$\overline{S}\$1 goes high)
Н	L	1	L	Read cycle in progress	Н	L	Read address from Ctr #2	Continue read cycle (until SO goes high)
Н	L	L	L	EMPTY = H	L	Н	Write address from Ctr #1	Shift in (Read inhibited)
Н	L	L	L	FULL = H	Н	L	Read address from Ctr #2	Shift out (Write inhibited)
н	L	1	Н	Write cycle in progress	1	Н	Goes to Hı-Z	Increment write address counter #1 and status counter #3
н	L	Н	†	Read cycle in progress	Н	1	Goes to HI-Z	Increment read address counter #2, decrement status counter #3
Н	L	1	L	Write cycle in progress (Note 1)	1	1	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3
н	L	L	1	Read cycle in progress (Note 2)	1	1	Changes to write address from Ctr #1	Increment read address counter #2, decrement status counter #3
Н	Н	+	Н		Н	Н	Hı-Z	Chip disabled
Н	Н	Н	+		Н	Н	Hı-Z	Chip disabled
Н	1	L	Х	FULL = L, write cycle begun (Note 1)	L	Н	Write address from Ctr #1	Continue write cycle (until SI goes high)
Н	1	х	L	EMPTY = L, read cycle begun (Note 2)	Н	L	Read address from Ctr #2	Continue read cycle (until SO goes high)
Н	ļ	L	L	FULL = L, EMPTY = L		_		This set of conditions should be avoided

¹ Write cycle will occur if either SI goes low before SO goes low or EMPTY = H when SO goes low
2 Read cycle will occur if either SO goes low before SI goes low or FULL = H when SI goes low.

8X60

FIFO RAM CONTROLLER (FRC)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	DESCRIPTION	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{BB}	Supply Voltage for Internal Circuits	+4	Vdc
VIN	Input Voltage	+ 5.5	Vdc
v _o	Off-State Output Voltage	+ 5.5	Vdc
TSTG	Storage Temperature Range	- 65 to + 150	°C

CONDITIONS: Commercial—

Military-

V_{CC} = 5.0V (± 5%) V_{BB} = 1.5V (±5%)

 $V_{CC} = 5.0V (\pm 10\%)$ $T_A \le -55^{\circ}C$ $V_{BB} = 1.5V (\pm 10\%)^1$ $T_C \le 125^{\circ}C$

DC FLECTRICAL CHARACTERISTICS

				LIMITS	(COMME	RCIAL)	LIMI	ARY)		
	PARAMETER	TEST CONDITION	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNITS	
V _{IH}	High level input voltage	Note 3		2.0			2.0			٧
VIL	Low level input voltage					0.8			0.8	٧
V _{OH}	High level output voltage: All outputs except FULL and EMPTY	V _{CC} = Min; I _{OH} = -2	.6mA	2.7	3.5		2.5	3.5		v
VoL	Low level output voltage: Address Bus, WRITE, READ	V _{CC} = Min, I _{OL} = 16	mA		0.38	0.5		0.38	0.5	v
	HALF FULL, FULL, and EMPTY	V _{CC} = Min; I _{OL} = 8r	mA		0.35	0.5		0.35	0.5	٧
V _{CD}	Diode clamp voltage: All inputs except FULL and EMPTY	V _{CC} = Min; I _{CD} = -1	8mA	– 1.5	- 0.8		- 1.5	- 0.8		v
l _{IH}	High level input current: All inptus except FULL and EMPTY	V _{CC} = Max; V _{IH} = 2	.7V		0.1	20		0.1	20	μΑ
	FULL and EMPTY	V _{CC} = Max; V _{IH} = 2. Stack FULL or Stack (Note 3)	.7V; EMPTY		- 470	- 750		– 470	- 900	μΑ
I _{IL}	Low level input current: All inputs except FULL and EMPTY	V _{CC} = Max; V _{IL} = 0	.4V		- 0.17	- 0.4		- 0.17	- 0.4	mA
	FULL and EMPTY	V _{CC} = Max; V _{IL} = 0. Stack FULL or Stack I	4V; EMPTY		- 1.12	- 1.8		- 1.12	- 1.8	mA
I _{OH}	High level output current: FULL, EMPTY	V _{CC} = Min, V _{OH} = V _{CC}	(min)		15	100		15	100	μΑ
I _{OZH}	High-Z output current (HIGH); Address Bus (Three-State)	V _{CC} = Max; V _{OUT} = 2	2. 4V		0.9	20		0.9	20	μΑ
l _{ozL}	High-Z output current (LOW); Address Bus (Three-State)	V _{CC} = Max; V _{OUT} =(0.5V		- 0.6	- 20		- 0.6	- 20	μΑ
l _i	Input leakage current: All inputs except FULL and EMPTY	V _{CC} = Max; V _{IN} = 5.	.5V		0.03	0.1		0.03	0.1	mA
los	Short-circuit output current: Address Bus and HALF FULL	V _{CC} = Max; V _{OH} =	ov	- 15	- 68	- 100	- 15	- 68	- 100	mA
	WRITE, READ	V _{CC} = Max; V _{OH} =		- 40	- 73	- 100	- 40	- 73	- 100	mA
		V _{CC} = Max; Address 0°C → Bus = High-Z 70°C→			81	140	- 55°	C →	140	
Icc	Supply current from V _{CC}				81	110	125°	c →	100	mA
	Complete company from M	V	0°C →		63	95	-55°C	63	100	
I _{BB}	Supply current from V_{BB} $V_{BB} = Max$ $70^{\circ}C -$		70°C→		63	85	125°C	63	90	mA.

NOTES

¹ V_{BC} can be obtained from a regulated 15V supply, alternately, proper supply current (I_{BC}) can be obtained by connecting a 56-ohm (±5%, 05W) resistor in series with V_{CC} as shown later in the APPLICATIONS diagram

^{2.} Typical limits are. $V_{CC} = 5 \text{ oV}, T_A = 25 ^{\circ}\text{C}$

^{3.} Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage

^{4.} VOL at IOL = 4mA for Military part

CONDITIONS: Commercial—

Military-

Loading-

 $V_{CC} = 5.0V (\pm 5\%)$ $V_{BB} = 1.5V (\pm 5\%)$ $0^{\circ}C \le T_{A} \le 70^{\circ}C$

 $V_{CC} = 5.0V (\pm 10\%)$ See TEST LOADING $V_{\text{BB}} = 1.5V (\pm 10\%)$ CIRCUITS $T_{\text{A}} \leq -55^{\circ}\text{C}$ $T_{\text{C}} \leq 125^{\circ}\text{C}$

AC ELECTRICAL CHARACTERISTICS


	REFERENCES				'S (Con	mercial)	LIMI	TS (M	litary)	
PARAMETERS	FROM TO		TEST CONDITIONS	Min	Тур	Тур Мах		Тур	UNITS	
PULSE WIDTHS					3.0					
T _{LH} SI high	i high tSi ↓SI Stack approaching FULL (Note		Stack approaching FULL (Note 1)	25	13		25	13		ns
T _{DH} SO high	tSO	↓SO	Stack approaching EMPTY (Note 1)	30	16		30	16		ns
WRITE CYCLE TIMING	= -									
T _{LA} Address stable delay	ŧSI	An	FULL = Low; SO = High		40	55		40	60	ns
T _{AW} Address lead time	An	₩RITE		3			0			ns
T _{LAW} WRITE output active delay	↓ŜĬ	₽WRITE	FULL = Low; SO = High	35	51	65	35	51	70	ns
T _{LW} WRITE output inactive dalay	tSI	†WRITE			3	10		3	10	ns
T _{WA} Address lag time	†WRITE	An		20	34		10	34		ns
T _{LT} Address output disable	tSI	An(Hı-Z)			37	60		37	60	ns
T _{LF} FULL status active delay	↓SĪ	↑FULL	Stack approaching FULL; SO = High		39	65		39	70	ns
T _{LE} EMPTY status inactive delay	ŧSi	∔EMPTY	Stack = EMPTY		40	65		40	65	ns
T _{HFH} HALF-FULL status active delay	tSi	†HALF FULL	Stack approaching HALF-FULL		30	45		30	50	ns
T _{DW} WRITE output active after read	tSO	↓WRITE	Both Si & READ = Low		74	95	-	74	100	ns
READ CYCLE TIMING	100	*********	Both of a field - con			-	-		1.00	
T _{DA} Address stable delay	↓SO	An	EMPTY = Low; SI = High		40	55	1	40	60	ns
T _{AB} Address lead time	An	∤READ		-1			-5			ns
T _{DAB} READ output active delay	↓SO	↓READ	EMPTY = Low; Si = High	30	48	65	_	35	70	ns
T _{DB} READ output inactive delay	tSO	†READ			5	10		5	10	ns
T _{RA} Address lag time	tREAD	An		20	32	-	10	32	-	ns
T _{DT} Address output disable	tSO	An (Hı-Z)		-	37	60	_	37	60	ns
T _{DF} EMPTY status active delay	↓SO	tEMPTY	Stack approaching EMPTY; SI = High	_	38	50		38	50	ns
T _{DF} FULL status inactive delay	↓SO	↓FULL	Stack = FULL	-	38	50	-	38	65	ns
T _{HFL} HALF-FULL status	tSO	↓HALF		 	-	-	-	-	1	
inactive delay	100	FULL	Stack exactly HALF-FULL	l	54	75		54	85	ns
T _{LR} READ output active after wirte	tSĪ	₽READ	Both SO & WRITE = Low		70	90		70	100	ns
CHIP ENABLE TIMING (WIRTE)										
T _{HEW} Chip enable hold time ²	ŧSi	†CE	FULL = Low; SO = High	10	1		10	1		ns
T _{SEW} Chip disable setup time ³	tCE	ŧsi	FULL = Low; SO = High	10	1_		10	1_		ns
T _{PEW} Chip enable delay time	₽CE	₩RITE	FULL = Low; SI = Low; SO = High		69	95		69	110	ns
CHIP ENABLE TIMING (READ)										
T _{HER} Chip enable hold time ²	₽SO	†CE	EMPTY = Low; SI = High	10	1		10	1	ļ	ns
T _{SER} Chip disable setup time ³	tCE	↓SO	EMPTY = Low, \overline{SI} = High	10	1		10	1		ns
T _{PER} Chip enable delay time	₽CE	₽READ	EMPTY = Low; \overline{SO} = Low; \overline{SI} = High		64	95		64	105	ns
RESET TIMING TRR RESET recovery	†RESET	↓WRITE	SI = Low		57	75		57	80	ns
T _{RL} RESET pulse width (low)	₽RESET	tRESET		25	8	 	25	8	1	ns
FULL/EMPTY OVERRIDE TIMMING:				 _	Ť	┼─	 _	Ť	\vdash	-
T _{FW} Override Recovery for FULL	↓FULL	↓WRITE			70	95	_	70	110	ns
T _{ER} Override Recovery for EMPTY	₽EMPTY	₽READ	Stack = EMPTY; SO = Low; SI = High		65	90		65	105	ns

NOTES 1 Such that write/read request is inhibited after stack becomes full/empty


² The earliest rising edge of CE such that the WRITE or READ output always occurs

³ The latest rising edge of CE such that the WRITE or READ output never occurs


TEST LOADING CIRCUITS



AC TEST WAVEFORMS



TIMING DIAGRAMS



APPLICATIONS

