

January 1996

ACS161MS

Radiation Hardened 4-Bit Synchronous Counter


Features **Pinouts** Devices QML Qualified in Accordance with MIL-PRF-38535 • Detailed Electrical and Screening Requirements are Contained in LEAD FINISH C SMD# 5962-96706 and Intersil' QM Plan TOP VIEW 1.25 Micron Radiation Hardened SOS CMOS MR 1 CP 2 • Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day P0 3 (Typ) P1 4 P2 5 P3 6 PE 7 GND 8 • Latch-Up Free Under Any Conditions Military Temperature Range-55°C to +125°C Significant Power Reduction Compared to ALSTTL Logic DC Operating Voltage Range 4.5V to 5.5V LEAD FINISH C Input Logic Levels TOP VIEW - VIL = 30% of VCC Max - VIH = 70% of VCC Min 1. 16 2 15 Input Current ≤ 1µA at VOL, VOH 3 14 _22 POF • Fast Propagation Delay..... 21ns (Max), 14ns (Typ)

Description

The Intersil ACS161MS is a Radiation Hardened 4-Bit Binary Synchronous Counter. The MR is an active low master reset. SPE is an active low Synchronous Parallel Enable which disables counting and allows data at the preset inputs (P0 - P3) to load the counter. CP is the positive edge clock. TC is the terminal count or carry output. Both TE and PE must be high for counting to occur, but are irrelevant to loading. TE low will keep TC low.

The ACS161MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic family.

The ACS161MS is supplied in a 16 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).




Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9670601VEC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead SBDIP
5962F9670601VXC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead Ceramic Flatpack
ACS161D/Sample	25°C	Sample	16 Lead SBDIP
ACS161K/Sample	25°C	Sample	16 Lead Ceramic Flatpack
ACS161HMSR	25°C	Die	Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 1 1

ACS161MS



H = High Steady State, L = Low Steady State, h = High voltage level one setup time prior to the Low-to-High clock transition, I = Low voltage level one setup time prior to the Low-to-High clock transition, $X = Don't Care, q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition, <math>_{-}$ = Low-to-High Transition. NOTES:

1. The TC output is High when TE is High and the counter is at Terminal Count (HHHH).

2. The High-to-Low transition of PE or TE should only occur while ZCP is High for conventional operation.

3. The Low-to-High transition of SPE should only occur while CP is High for conventional operation.

4. The TC output is High when TE is High and the counter is at Terminal Count (HHHH).

Die Characteristics

DIE DIMENSIONS:

88 mils x 88 mils 2240mm x 2240mm

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:


Type: SiO2 Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

< 2.0 x 105A/cm2

BOND PAD SIZE:

110mm x 110mm 4.3 mils x 4.3 mils



TEL: +852 2723 6339

FAX: +852 2730 1433

TEL: +41 21 6140560

FAX: +41 21 6140579

FAX: (321) 724-7946

TEL: (949) 341-7000

FAX: (949) 341-7123