

ACTS112MS

Radiation Hardened Dual J-K Flip-Flop

January 1996

Faaturas	Dinoute			
realures	Pinouts			
 Devices QML Qualified in Accordance with MIL-PRF-38535 	16 PIN CERAMIC DUAL-IN-LINE			
 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96714 and Intersil's QM Plan 	MIL-STD-1835, DESIGNATOR CDIP2-T16, LEAD FINISH C TOP VIEW			
• 1.25 Micron Radiation Hardened SOS CMOS				
• Total Dose	K1 2 15 R1			
 Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day (Typ) 	J1 3 14 R2 ST 4 13 CP2			
SEU LET Threshold>100 MEV-cm ² /mg	Q1 5 12 K2			
Dose Rate Upset	Q1 6 11 J2			
Dose Rate Survivability>10 ¹² RAD (Si)/s, 20ns Pulse				
Latch-Up Free Under Any Conditions				
• Military Temperature Range				
Significant Power Reduction Compared to ALSTTL Logic	16 PIN CERAMIC ELATPACK			
DC Operating Voltage Range 4.5V to 5.5V	MIL-STD-1835, DESIGNATOR CDFP4-F16,			
 Input Logic Levels VII = 0.8V Max 	LEAD FINISH C TOP VIEW			
- $VIH = VCC/2$ Min				
• Input Current \leq 1µA at VOL, VOH				
Fast Propagation Delay 26ns (Max), 16ns (Typ)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
Description				
The Intersil ACTS112MS is a Radiation Hardened Dual J-K Flip-Flop with Set and Reset. The output change states on the negative transition of the clock (CP1N or CP2N).	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
The ACTOMANNO utilizes educated CMOC/COC technology to echicus				

The ACTS112MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The ACTS112MS is supplied in a 16 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).

Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE	
5962F9671401VEC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead SBDIP	
5962F9671401VXC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead Ceramic Flatpack	
ACTS112D/Sample	25°C	Sample	16 Lead SBDIP	
ACTS112K/Sample	25°C	Sample	16 Lead Ceramic Flatpack	
ACTS112HMSR	25°C	Die	Die	

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 1

Functional Diagram



TRUTH TABLE

INPUTS				OUTPUTS		
S	R	СР	J	к	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	х	х	х	H (Note 2)	H (Note 2)
Н	Н		L	L	No Change	
Н	Н		Н	L	Н	L
Н	Н	7	L	Н	L	Н
Н	Н		Н	Н	Toggle	
Н	Н	Н	х	х	No Change	

NOTE:

1. H = High Steady State, L = Low Steady State, X = Immaterial, — High-to-Low Transition

2. Output States Unpredictable if \overline{S} and \overline{R} Go High Simultaneously after Both being Low at the Same Time

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Die Characteristics

DIE DIMENSIONS:

88 mils x 88 mils 2.24mm x 2.24mm

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

<2.0 x 10⁵A/cm²

BOND PAD SIZE:

110μm x 110μm 4.3 mils x 4.3 mils

Metallization Mask Layout

