

SoundPort®* Controller

AD1817A


FEATURES

Compatible with Microsoft PC 97 Logo Requirements Supports Applications Written for Windows® 95, Windows 3.1, Windows NT, SoundBlaster® Pro, AdLib®/OPL3®
Stereo Audio 16-Bit ΣΔ Codec MPC Level-3 Mixer ISA Plug and Play Compatible 16-Bit Address Decode Dual Type F FIFO DMA Support MPU-401 Compatible MIDI Port Supports Wavetable Synthesizers

Integrated Enhanced Digital Game Port
Integrated OPL3 Compatible Music Synthesizer
Software & Hardware Volume Control
Full-Duplex Capture and Playback Operation at
Different Sample Rates
1 Hz Resolution Programmable Sample Rates from
5.7 kHz to 55.2 kHz
ACPI Power Management Modes
Operation from +5 V Supply
Built-In 24 mA Bus Drivers
100-Lead PQFP Package

PRODUCT OVERVIEW

The AD1817A SoundPort® Controller is a single chip Plug and Play multimedia audio subsystem for concurrently processing



*SoundPort is a registered trademark of Analog Devices, Inc. All trademarks are the property of their respective holders.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

multiple digital streams of 16-bit stereo audio in personal computers. The AD1817A maintains full legacy compatibility with applications written for SoundBlaster Pro and AdLib, while servicing Microsoft PC 97 application requirements. The AD1817A includes an internal OPL3 compatible music synthesizer, an MPU-401 UART and a joystick interface with a

built-in timer. The AD1817A on-chip Plug and Play routine provides configuration services for all integrated logical devices. Using an external $\rm E^2PROM$ allows the AD1817A to decode up to three additional external user-defined logical devices such as modem and CD-ROM.

TABLE OF CONTENTS

FEATURES	Figures
PRODUCT OVERVIEW 1	Functional Block Diagram
SPECIFICATIONS	Figure 1. PIO Read Cycle
PIN CONFIGURATION	Figure 2. PIO Write Cycle
PIN FUNCTION DESCRIPTION	Figure 3. DMA Read Cycle
HOST INTERFACE	Figure 4. DMA Write Cycle
REFERENCES	Figure 5. Codec Transfers
ISA INTERFACE	Figure 6. Reset Pulse Width
AD1817A Chip Registers	Figure 7. Codec Transfers
	Figure 8. Typical Application Circuit
AD1817A Plug and Play Device Configuration Registers 16	Figure 9. AD1817A Frequency Response Plots 43
Sound System Direct Registers	Tables
Sound System Indirect Registers	Table I. Chip Register Diagram
SB Pro; Adlib Registers	Table II. Logical Devices and Compatible Plug and
MIDI and MPU-401 Registers	Play Device Drivers
Game Port Register	Table III. Logical Device Configuration
APPENDIX A.	Table IV. Sound System Direct Registers
PLUG AND PLAY INTERNAL ROM 35	Table V. Codec Transfers
PLUG AND PLAY KEY and "ALTERNATE KEY"	Table VI. Indirect Register Map and Reset/Default States . 25
SEQUENCES	Table VII. Sound System Indirect Registers
USING AN EEPROM WITH THE AD1817A 37	Table VIII. SoundBlaster Pro ISA Bus Registers
AD1817A FLAG BYTES	Table IX. AdLib ISA Bus Registers
USING THE AD1817A WITHOUT AN EEPROM 39	Table X. MIDI ISA Bus Registers
PIN MUXING IN THE AD1817A	Table XI. Game Port ISA Bus Registers
PROGRAMMING EXTERNAL EEPROMS 41	Tuble Mil. ADIOTAT III WILANIIS
REFERENCE DESIGNS AND DEVICE DRIVERS 41	
OUTLINE DIMENSIONS	

-2- REV. 0

SPECIFICATIONS

STANDARD TEST CONDITIONS OTHERWISE NOTED	SUNLESS		DAC Test Conditions 0 dB Attenuation
Temperature	25	$^{\circ}\mathrm{C}$	Input Full Scale
Digital Supply (V _{DD})	5.0	V	16-Bit Linear Mode
Analog Supply (V _{CC})	5.0	V	100 kΩ Output Load
Sample Rate (F _S)	48	kHz	Mute Off
Input Signal Frequency	1008	Hz	Measured at Line Output
Audio Output Passband	20 Hz to 2	20 kHz	ADC Test Conditions
$V_{ m IH}$	5.0	V	0 dB Gain
V_{IL}	0	V	Input –3 dB Relative to Full Scale
			Line Input Selected
			16-Bit Linear Mode

ANALOG INPUT

Parameter	Min	Тур	Max	Units
Full-Scale Input Voltage (RMS Values Assume Sine Wave Input) PHONE IN, LINE, SYNTH, CD		1		V rms
		2.83		V p-p
MIC with $+20 \text{ dB Gain (MGE} = 1)$	NK	0.1		V rms
		0.283		V p-p
MIC with 0 dB Gain (MGE = 0)		1		V rms
		2.83		V p-p
Input Impedance*	CA	17		kΩ
Input Capacitance*		15		pF

PROGRAMMABLE GAIN AMPLIFIER—ADC

Parameter	Y '	U' A	Min	Тур	Max	Units
Step Size (0 dB to 22.5 dB)		OP				_
(All Steps Tested)				1.5		dB
PGA Gain Range Span				22.5		dB

CD, SYNTH, MICROPHONE, INPUT ANALOG GAIN/ATTENUATORS/MUTE

Parameter	Min	Тур	Max	Units
CD, SYNTH, MIC				
Step Size: (All Steps Tested)				
+12 dB to -34.5 dB		1.5		dB
Input Gain/Attenuation Range		46.5		dB
PHÔNE_IN				
Step Size 0 dB to -45 dB: (All Steps Tested)		3.0		dB
Input Gain/Attenuation Range		45		dB

REV. 0 -3-

DIGITAL DECIMATION AND INTERPOLATION FILTERS*

Parameter	Min	Typ Max	Units
Audio Passband	0	$0.4 \times F_{S}$	Hz
Audio Passband Ripple		± 0.09	dB
Audio Transition Band	$0.4 imes F_{ m S}$	$0.6 imes \mathrm{F_S}$	Hz
Audio Stopband	$0.6 imes \mathrm{F_S}$	∞	Hz
Audio Stopband Rejection	82		dB
Audio Group Delay		$12/F_{\rm S}$	sec
Group Delay Variation Over Passband		0.0	μs

ANALOG-TO-DIGITAL CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted, Referenced to Full Scale)		-82	-80	dB
Total Harmonic Distortion (THD) (Referenced to Full Scale)		0.011	0.015	%
		-79	-76.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full Scale, A-Weighted)	79	82		dB
Audio THD+N (Referenced to Full-Scale)			0.019	%
		-76	-74.5	dB
Signal-to-Intermodulation Distortion* (CCIF Method)		82		dB
ADC Crosstalk*				
Line Inputs (Input L, Ground R, Read R; Input R, Ground L Read L)		-95	-80	dB
Line to MIC (Input LINE, Ground and Select MIC, Read ADC)		-95	-80	dB
Line to SYNTH		-95	-80	dB
Line to CD		-95	-80	dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			±1	dB
ADC Offset Error	-22		+15	mV

DIGITAL-TO-ANALOG CONVERTERS

Parameter	Min	Тур	Max	Units
Resolution		16		Bits
Signal-to-Noise Ratio (SNR) (A-Weighted)		-83	-79	dB
Total Harmonic Distortion (THD)		0.006	0.009	%
, ,		-85	-80.5	dB
Audio Dynamic Range (-60 dB Input THD+N Referenced to				
Full Scale, A-Weighted)	79	82		dB
Audio THD+N (Referenced to Full Scale)		0.013	0.017	%
•		-78	-75.5	dB
Signal-to-Intermodulation Distortion* (CCIF Method)		95		dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)			± 10	%
Interchannel Gain Mismatch (Difference of Gain Errors)			± 0.5	dB
DAC Crosstalk* (Input L, Zero R, Measure R_OUT;				
Input R, Zero L, Measure L_OUT)			-80	dB
Total Out-of-Band Energy (Measured from $0.6 \times F_S$ to 100 kHz				
at L_OUT and R_OUT) *			-45	dB
Audible Out-of-Band Energy (Measured from $0.6 \times F_S$ to 20 kHz				
at L_OUT and R_OUT)*			-75	dB

MASTER VOLUME ATTENUATORS (L_OUT AND R_OUT, PHONE_OUT)

Parameter	Min	Тур	Max	Units
Master Volume Step Size (0 dB to -43.5 dB)		1.5		dB
Master Volume Step Size (-43.5 dB to -46.5 dB)		1.5		dB
Master Volume Output Attenuation Range Span		46.5		dB
Mute Attenuation of 0 dB Fundamental*	80			dB

-4- REV. 0

DIGITAL MIX ATTENUATORS*

Parameter	Min	Тур	Max	Units
Step Size: Music, ISA		1.505		dB
Digital Mix Attenuation Range Span		94.8		dB

ANALOG OUTPUT

Parameter	Min	Тур	Max	Units
Full-Scale Output Voltage (at L_OUT, R_OUT, PHONE_OUT)		2.8		V p-p
Output Impedance*			570	Ω
External Load Impedance*	10			${ m k}\Omega$
Output Capacitance*		15		pF
External Load Capacitance			100	pF
$ m V_{REFX}^*$	2.10	2.25	2.40	V
V _{REFX} Current Drive*		100		μΑ
V _{REFX} Output Impedance*		6.5		kΩ
Mute Click (Muted Analog Mixers), Muted Output Minus				
Unmuted Output at 0 dB		± 5		mV

SYSTEM SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
System Frequency Response Ripple (Line In to Line Out)			1.0	dB
Differential Nonlinearity			±1	LSB
Phase Linearity Deviation	CV		5	Degrees

STATIC DIGITAL SPECIFICATIONS

Parameter	Min	Тур	Max	Units
High Level Input Voltage (V _{IH})	2			V
XTALI	2.4			V
Low Level Input Voltage (V _{IL})			0.8	V
High Level Output Voltage (V _{OH}), I _{OH} = 8 mA [†]	2.4			V
Low Level Output Voltage (V_{OL}) , $I_{OL} = 8 \text{ mA}$			0.4	V
Input Leakage Current	-10		+10	μΑ
Output Leakage Current	-10		+10	μA

POWER SUPPLY

Parameter	Min	Тур	Max	Units
Power Supply Range—Analog	4.75		5.25	V
Power Supply Range—Digital	4.75		5.25	V
Power Supply Current			221	mA
Power Dissipation			1105	mW
Analog Supply Current			51	mA
Digital Supply Current			170	mA
ACPI Power-Down Modes				
D0 Analog Supply Current		47		mA
D0 Digital Supply Current		120		mA
D1 Analog Supply Current		20		mA
D1 Digital Supply Current		20		mA
D2 Analog Supply Current		10		mA
D2 Digital Supply Current		18		mA
D3 Analog Supply Current		0		mA
D3 Digital Supply Current		6		mA
Digital Power Supply Current—Power-Down			24	mA
Analog Power Supply Current—RESET			0.2	mA
Digital Power Supply Current—RESET			10	mA
Power Supply Rejection (100 mV p-p Signal @ 1 kHz)* (At Both Analog				
and Digital Supply Pins, Both ADCs and DACs)		40		dB

REV. 0 _-5-

CLOCK SPECIFICATIONS*

Parameter	Min	Тур	Max	Units
Input Clock Frequency Recommended Clock Duty Cycle	25	14.31818 50	75	MHz %
Power-Up Initialization Time			500	ms

TIMING PARAMETERS (Guaranteed Over Operating Temperature Range)

Parameter	Symbol	Min	Тур	Max	Units
IOW/IOR Strobe Width	t_{STW}	100			ns
IOW/IOR Rising to IOW/IOR Falling	$t_{ m BWDN}$	80			ns
Write Data Setup to IOW Rising	$t_{ m WDSU}$	10			ns
IOW Falling to Valid Read Data	$t_{ m RDDV}$			40	ns
AEN Setup to IOW/IOR Falling	t_{AESU}	10			ns
AEN Hold from IOW/IOR Rising	t_{AEHD}	0			ns
Adr Setup to IOW/IOR Falling	$t_{ m ADSU}$	10			ns
Adr Hold from IOW/IOR Rising	$t_{ m ADHD}$	0			ns
DACK Rising to IOW/IOR Falling	$t_{ m DKSU}$	20			ns
Data Hold from IOR Rising	$t_{ m DHD1}$			2	ns
Data Hold from IOW Rising	$t_{ m DHD2}$	15			ns
DRQ Hold from IOW/IOR Falling	t_{DRHD}			25	ns
DACK Hold from IOW/IOR Rising	t _{DKHD}	10			ns
Data [SDI] Input Setup Time to SCLK*	t_{S}	15			ns
Data [SDI] Input Hold Time from SCLK*	$t_{\rm H}$	10			ns
Frame Sync [SDFS] HI Pulse Width*	t_{FSW}		80		ns
Clock [SCLK] to Frame Sync [SDFS]					
Propagation Delay*	t_{PD}			15	ns
Clock [SCLK] to Output Data [SDO] Valid*	t_{DV}			15	ns
RESET Pulse Width	t_{RPWL}	100			ns
BCLK HI Pulse Width	t_{DBH}	25			ns
BCLK LO Pulse Width	t_{DBL}	25			ns
BCLK Period	t_{DBP}	50			ns
LRCLK Setup	$t_{ m DLS}$	5			ns
SDATA Setup	$t_{ m DDS}$	5			ns
SDATA Hold	t_{DDH}	5			ns

NOTES

Specifications subject to change without notice.




Figure 1. PIO Read Cycle





Figure 2. PIO Write Cycle

^{*}Guaranteed, not tested.

 $[\]dagger$ (All ISA pins MIDI_OUT IOL = 24 mA. Refer to pin description for individual output drive levels.






Figure 3. DMA Read Cycle

Figure 5. DMA Write Cycle




Figure 4. Codec Transfers




Figure 6. Reset Pulse Width

REV. 0 -7-

ABSOLUTE MAXIMUM RATINGS*

Parameter	Min	Max	Units
Power Supplies			
Digital (V_{DD})	-0.3	6.0	V
Analog (V _{CC})	-0.3	6.0	V
Input Current (Except Supply Pins)		± 10.0	mA
Analog Input Voltage (Signal Pins)	-0.3	$V_{CC} + 0.3$	V
Digital Input Voltage (Signal Pins)	-0.3	$V_{DD} + 0.3$	V
Ambient Temperature (Operating)	0	+70	°C
Storage Temperature	-65	+150	°C

^{*}Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

 $T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$ $T_{CASE} = Case Temperature in °C$ PD = Power Dissipation in W

 $\begin{array}{ll} \theta_{CA} & = \ Thermal \ Resistance \ (Case-to-Ambient) \\ \theta_{JA} & = \ Thermal \ Resistance \ (Junction-to-Ambient) \\ \theta_{JC} & = \ Thermal \ Resistance \ (Junction-to-Case) \end{array}$

Package	$\theta_{ m JA}$	$\theta_{ m JC}$	θ_{CA}	
PQFP	77°C/W	7°C/W	70°C/W	


ORDERING GUIDE

Model	Temperature	Package	Package	
	Range	Description	Option*	
AD1817AJS	0°C to +70°C	100-Lead PQFP	S-100	

^{*}S = Plastic Quad Flatpack.

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1817A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





-8- REV. 0

PIN CONFIGURATION 100-Lead PQFP (S-100)



NC = NO CONNECT

REV. 0 _9_

PIN FUNCTION DESCRIPTIONS

Analog Signals

Pin Name	PQFP	I/O	Description	
MIC	44	I	Microphone Input. The MIC input may be either line-level or -20 dB from line-level (the difference being made up through a software controlled 20 dB gain block). The mono MIC input may be sent to the left and right channel of the ADC for conversion, or gained/ attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left and right line OUT before the Master Volume stage.	
L_LINE	42	I	Left Line-Level Input. The left line-level input may be: sent to the left channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.	
R_LINE	41	I	Right Line-Level Input. The right line-level input may be: sent to the right channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.	
L_SYNTH	46	I	Left Synthesizer Input. The left MIDI upgrade line-level input may be: sent to the left channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.	
R_SYNTH	45	I	Right Synthesizer Input. The right MIDI upgrade line-level input may be: sent to the right channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.	
L_CD	48	I	Left CD Line-Level Input. The left CD line-level input may be: sent to the left channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with left line OUT.	
R_CD	47	I	Right CD Line-Level Input. The right CD line-level input may be: sent to the right channel of the ADC; gained/attenuated from $+12$ dB to -34.5 dB in 1.5 dB steps and then summed with right line OUT.	
L_OUT	30	0	Left Output. Left channel line-level post-mixed output. The final stage passes through Master Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.	
R_OUT	29	0	Right Output. Right channel line-level post-mixed output. The final stage passes through the Master Volume block and may be attenuated 0 dB to -45 dB in 1.5 dB steps.	
PHONE_IN	43	I	Phone Input. Line-level input from a DAA/modem chipset.	
PHONE_OUT	28	О	Phone Output. Line-level output from a DAA/modem chipset.	

-10- REV. 0

Parallel Interface (All Outputs are 24 mA Drivers)

Pin Name	PQFP	I/O	Description
PC_D[7:0]	85-88, 91-94	I/O	Bidirectional ISA Bus PC Data, 24 mA drive. Connects the AD1817A to the low byte data on the bus.
IRQ(x)*	75–81, 83	O	Host Interrupt Request, 24 mA drive. IRQ (3)/IRQ (9), IRQ(5), IRQ(7), IRQ(9)/IRQ (14), IRQ(10)/IRQ(4), IRQ(11)/IRQ (9)/IRQ (4), IRQ(12)/IRQ(13), IRQ(15)/IRQ (11). Active HI signals indicating a pending interrupt.
DRQ(x)	72-74	0	DMA Request, 24 mA drive. DRQ(0), DRQ(1), DRQ(3). Active HI signals indicating a request for DMA bus operation.
PC_A[15:0]	4-19	I	ISA Bus PC Address. Connects the AD1817A to the ISA bus address lines.
AEN	20	I	Address Enable. Low signal indicates a PIO transfer.
DACK (x)	59-61	I	DMA Acknowledge. DACK(0), DACK(1), DACK(3). Active LO signal indicating that a DMA operation can begin.
ĪOR	22	I	I/O Read. Active LO signal indicates a read operation.
$\overline{\text{IOW}}$	21	I	I/O Write. Active HI signal indicates a write operation.
RESET	25	I	Reset. Active HI.

Game Port

Pin Name	PQFP	I/O	Description
A_1	50	I	Game Port A, Button #1.
A_2	49	I	Game Port A, Button #2.
A_X	54	I	Game Port A, X-Axis.
A_Y	53	I	Game Port A, Y-Axis.
B_1	52	I	Game Port B, Button #1.
B_2	51	I	Game Port B, Button #2.
B_X	56	I	Game Port B, X-Axis.
B_Y	55	I	Game Port B, Y-Axis.

MIDI Interface Signal (24 mA Drivers)

Pin Name	PQFP	I/O	Description
MIDI_IN	66	I	RXD MIDI Input. This pin is typically connected to Pin 15 of the game port connector.
MIDI_OUT	67	0	TXD MIDI Output. This pin is typically connected to Pin 12 of the game port connector.

REV. 0 -11-

Miscellaneous Analog Pins

Pin Name	PQFP	I/O	Description
$\overline{V_{ ext{REF}_{-}X}}$	36	О	Voltage Reference. Nominal 2.25 volt reference available for dc-coupling and level-shifting. $V_{\text{REF_X}}$ should not be used to sink or source signal current.
$V_{ m REF}$	35	I	Voltage Reference Filter. Voltage reference filter point for external by-passing only.
L_FILT	38	I	Left Channel Filter. Requires a 1.0 μF to analog ground for proper operation.
R_FILT	37	I	Right Channel Filter. Requires a 1.0 μF to analog ground for proper operation.
L_AAFILT	40	I	Left Channel Antialias Filter. This pin requires a 270 pF NPO capacitor to analog ground for proper operation.
R_AAFILT	39	I	Right Channel Antialias Filter. This pin requires a 270 pF NPO capacitor to analog ground for proper operation.

Crystal Pin

Crystal Pin			1
Pin Name	PQFP	I/O	Description
XTALO	64	О	14.31818 MHz Crystal Output. If no Crystal is present leave XTALO unconnected.
XTALI	63	I	14.31818 MHz Clock. When using a crystal as a clock source, the crystal should be connected between the XTALI and XTALO pins. Clock input may be driven into XTALI in place of a crystal. When using an external clock, $V_{\rm IH}$ must be 2.4 V rather than the $V_{\rm IH}$ of 2.0 V specified for all other digital inputs.

External Logical Devices

Pin Name	PQFP	I/O	Description
LD_IRQ*	100	I	Logical Device IRQ.
LD_DACK*	99	О	Logical Device DACK.
LD_DRQ*	98	I	Logical Device DRQ.
LD_SEL*	97	О	Logical Device Select.
MDM_SEL*	83	О	Modem Chip Set Select.
MDM_IRQ*	82	I	Modem Chip Set IRQ.
LD_SEL1*	69	О	Logical Device (1) Select.
PNPRST*	68	О	Plug and Play Reset.

REV. 0 -12-

Hardware Volume Pins

Pin Name	PQFP	I/O	Description
VOL_DN*	2, 99, 100	I	Master Volume Down. Modifies output level on pins L_OUT and R_OUT. Contains a 10 k Ω internal pull-up resistor. When asserted LO, decreases Master Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register 0 \times 29.
VOL_UP*	1, 98	I	Master Volume Up. Modifies output level on pins L_OUT and R_OUT. Contains a 10 k Ω internal pull-up resistor. When asserted LO, increases Master Volume by 1.5 dB/sec. Must be asserted at least 25 ms to be recognized. When asserted simultaneously with VOL_UP, output is muted. Output level modification reflected in indirect register 0 \times 29.
A_VOL	31	I	Analog Volume Control Input.

Control Pins

Pin Name	PQFP	I/O	Description
XCTL0*	68	0	External Control 0. The state of this pin (TTL HI or LO) is reflected in codec indexed register. This pin is an open drain driver.
XCTL1*	69	0	External Control 1. The state of this pin (TTL HI or LO) is reflected in codec indexed register. Open drain, 8 mA active 0.5 mA pull-up resistor.
RING*	69	I	Ring Indicator. Used to accept the ring indicator flag from the DAA.

Power Supplies

Pin Name	PQFP	I/O	Description
$\overline{V_{CC}}$	33	I	Analog Supply Voltage (+5 V).
GNDA	34	I	Analog Ground.
V_{DD}	23, 62, 71, 89, 95	I	Digital Supply Voltage (+5 V).
GND	3*, 24, 65, 70, 84, 90, 96, 99*, 100*	I	Digital Ground.
NC	26, 27, 32		No Connect.

Optional EEPROM Pins

Pin Name	PQFP	I/O	Description
EE_CLK	58	О	EEPROM Clock.
EE_DATA	57	I	EEPROM Data.

^{*}The position of this pin location/function is dependent on the EEPROM data.

REV. 0 -13-

HOST INTERFACE

The AD1817A contains all necessary ISA bus interface logic on chip. This logic includes address decoding for all onboard resources, control and signal interpretation, DMA selection and control logic, IRQ selection and control logic, and all interface configuration logic.

The AD1817A supports a Type "F" DMA request/grant architecture for transferring data with the ISA bus through the 8-bit interface. The AD1817A also supports DACK preemption. Programmed I/O (PIO) mode is also supported for control register accesses and for applications lacking DMA control. The AD1817A includes dual DMA count registers for full-duplex operation enabling simultaneous capture and playback on separate DMA channels.

Codec Functional Description

The AD1817A's full-duplex stereo codec supports business audio and multimedia applications. The codec includes stereo audio converters, complete on-chip filtering, MPC Level-2 and Level-3 compliant analog mixing, programmable gain and attenuation, a variable sample rate converter, extensive digital mixing and FIFOs buffering the Plug and Play ISA bus interface.

Analog Inputs

The codec contains a stereo pair of $\Sigma\Delta$ analog-to-digital converters (ADC). Inputs to the ADC can be selected from the following analog signals: mono (PHONE_IN), mono microphone (MIC), stereo line (LINE), external stereo synthesizer (SYNTH), stereo CD ROM (CD), and post-mixed stereo or mono line output (OUT).

Analog Mixing

MIC, SYNTH and CD can be mixed in the analog domain with the stereo line OUT from the $\Sigma\Delta$ digital-to-analog converters (DAC). Each channel of the stereo analog inputs can be independently gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps. The summing path for the mono inputs (MIC, and PHONE_IN to line OUT) duplicates mono channel data on both the left and right line OUT, which can also be gained or attenuated from +12 dB to -34.5 dB in 1.5 dB steps for MIC. The left and right mono summing signals are always identical being gained or attenuated equally.

Analog-to-Digital Datapath

The selector sends left and right channel information to the programmable gain amplifier (PGA). The PGA following the selector allows independent gain for each channel entering the ADC from 0 dB to 22.5 dB in 1.5 dB steps.

For supporting time correlated I/O echo cancellation, the ADC is capable of sampling microphone data on the left channel and the mono summation of left and right OUT on the right channel.

The codec can operate in either a global stereo mode or a global mono mode with left channel inputs appearing at both channels of the 16-bit $\Sigma\Delta$ converters. Data can be sampled at the programmed sampling frequency (from 4 kHz to 55.2 kHz with 1 Hz resolution).

Digital Mixing and Sample Rates

The audio ADC sample rate and the audio DAC sample rates are completely independent. The AD1817A includes a variable sample rate converter that lets the codec instantaneously change and process sample rates from 4 kHz to 55.2 kHz with a resolution of 1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below –90 dB.

Up to four channels of digital data can be summed together and presented to the stereo DAC for conversion. Each digital channel pair can contain information encoded at a different sample rate.

Digital-to-Analog Datapath

The internally generated music synthesizer data, and PCM data received from the ISA interface, passes through an attenuation mute stage. The attenuator allows independent control over each digital channel, which can be attenuated from 0 dB to -94.5 dB in 1.5 dB steps before being summed together and passed to the DAC, or the channel may be muted entirely.

Analog Outputs

The analog output of the DAC can be summed with any of the analog input signals. The summed analog signal enters the Master Volume stage where each channel L_OUT, R_OUT and PHONE_OUT may be attenuated from 0 dB to -46.5 dB in 1.5 dB steps or muted.

Digital Data Types

The codec can process 16-bit twos-complement PCM linear digital data, 8-bit unsigned magnitude PCM linear data and 8-bit μ -law or A-law companded digital data as specified in the control registers. The AD1817A also supports ADPCM encoded in the Creative SoundBlaster ADPCM formats.

ACPI Power-Down Modes

The AD1817A complies with the four device power states defined in the ACPI Audio Device Class Specification. The device power states support the On Now Architecture, which works in conjunction with future operating systems from Microsoft.

In the D0 state, the AD1817A is fully running. D1 powers down the digital codec converters, and the OPL3-compatible music synthesizer, lowering power consumption. The D2 state powers down the analog and digital codec converters, and the OPL3-compatible music synthesizer. The D2 state keeps the analog mixer alive. D3 places the AD1817A into the lowest power state in which all device context is lost.

Host-Based Echo Cancellation Support

The AD1817A supports time correlated I/O data format by presenting MIC data on the left channel of the ADC and the mono summation of left and right OUT on the right channel. The ADC sample rates are independent of the DAC sample rate allowing the AD1817A to support ADC time correlated I/O data at 8 kHz and DAC data at any other sample rate in the range of 4 kHz to 55.2 kHz simultaneously.

Telephony Support

The AD1817A contains a PHONE_IN input and a PHONE_OUT output. These pins are supplied so the AD1817A may be connected to a modem chip set, a telephone handset or down-line phone.

WSS and SoundBlaster Compatibility

Windows Sound System software audio compatibility is built into the AD1817A.

SoundBlaster emulation is provided through the SoundBlaster register set and the internal music synthesizer. SoundBlaster Pro version 2.01 functions are supported, including record and Creative SoundBlaster ADPCM.

Virtually all applications developed for SoundBlaster, Windows Sound System, AdLib and MIDI MPU-401 platforms run on the AD1817A SoundPort® Controller. Follow the same development process for the controller as you would for these other devices.

-14- REV. 0

The AD1817A contains SoundBlaster (compatible) and Sound System logical devices. You may find the following related development kits useful when developing AD1817A applications.

Developer Kit for SoundBlaster Series, 2nd ed. © 1993, Creative Labs, Inc., 1901 McCarthy Blvd., Milpitas, CA 95035 Microsoft Windows Sound System Driver Development Kit (CD), Version 2.0, © 1993, Microsoft Corp., One Microsoft Way, Redmond, WA 98052

The following reference texts can serve as additional sources of information on developing applications that run on the AD1817A.

- S. De Furia & J. Scacciaferro, *The MIDI Implementation Book*, (© 1986, Third Earth, Pompton Lake)
- C. Petzold, *Programming Windows: the Microsoft guide to writing applications for Windows 3.1*, 3rd. ed., (© 1992, Microsoft Press, Redmond)
- K. Pohlmann, *Principles of Digital Audio*, (© 1989, Sams, Indianapolis)
- A. Stolz, *The SoundBlaster Book*, (© 1993, Abacaus, Grand Rapids)
- J. Strawn, *Digital Audio Engineering, An Anthology*, (© 1985, Kaufmann, Los Altos)

Yamamoto, MIDI Guidebook, 4th. ed., (© 1987, 1989, Roland Corp.)

Multimedia PC Capabilities

The AD1817A is MPC-2 and MPC-3 compliant. This compliance is achieved through the AD1817A's flexible mixer and the embedded chip resources.

Music Synthesis

The AD1817A includes an embedded music synthesizer that emulates industry standard OPL3 FM synthesizer chips and delivers 20 voice polyphony. The internal synthesizer generates digital music data at 22.05 kHz and is summed into the DACs digital data stream prior to conversion. To sum synthesizer data with the ADC output, the ADC must be programmed for a 22.05 kHz sample rate.



The synthesizer is a hardware implementation of Eusynth-1+ code that was developed by Euphonics, a research and development company that specializes in audio processing and electronic music synthesis.

MIDI

The primary interface for communicating MIDI data to and from the host PC is the compatible MPU-401 interface that operates in UART mode. The MPU-401 interface has two built-in FIFOs: a 64 byte receive FIFO and a 16 byte transmit FIFO.

Game Port

An IBM-compatible game port interface is provided on chip. The game port supports up to two joysticks via a 15-pin D-sub connector. Joystick registers supporting the Microsoft

Direct Input standard are included as part of the register map. The AD1817A may be programmed to automatically sample the game port and save the value in the Joystick Position Data Register. When enabled, this feature saves up to 10% CPU MIPS by off-loading the host from constantly polling the joystick port.

Volume Control

The registers that control the Master Volume output stage are accessible through the parallel port. Master Volume output can also be controlled through a 2-pin hardware interface. One pin is used to increase the gain, the other pin attenuates the output and both pins together entirely mute the output. Once muted, any further activity of these pins will unmute the AD1817A's output. The AD1817A also contains an analog input for connecting to PCs with front panel potentiometers used to control the volume. The digital volume control, analog volume control and the software volume control may all be used in the same system.

Plug and Play Configuration

The AD1817A is fully Plug and Play configurable. For mother-board applications, the built-in Plug and Play protocol can be disabled with a software key providing a back door for the BIOS to configure the AD1817A's logical devices. For information on the Plug and Play mode configuration process, see the *Plug and Play ISA Specification Version 1.0a (May 5, 1994)*. All the AD1817A's logical devices comply with Plug and Play resource definitions described in the specification.

The AD1817A may alternatively be configured using an optional Plug and Play Resource ROM. When the EEPROM is present, some additional AD1817A muxed-pin features become available. For example, pins that control an external modem logical device are muxed with the DSP serial port. Some of these pin option combinations are mutually exclusive (see Appendix A for more information).

REFERENCES

The AD1817A also complies with the following related specifications; they can be used as an additional reference to AD1817A operations beyond the material in this data sheet.

Plug and Play ISA Specification, Version 1.0a, © 1993, 1994, Intel Corp. & Microsoft Corp., One Microsoft Way, Redmond, WA 98052

Multimedia PC Level 2 Specification, © 1993, Multimedia PC Marketing Council, 1730 M St. NW, Suite 707, Washington, DC 20036

MIDI 1.0 Detailed Specification & Standard MIDI Files 1.0, © 1994, MIDI Manufacturers Association, PO Box 3173 La Habra, CA 90632-3173

Recommendation G.711-Pulse Code Modulation (PCM) Of Voice Frequencies (μ-Law & A-Law Companding), The International Telegraph and Telephone Consultative Committee IX Plenary Assembly Blue Book, Volume III - Fascicle III.4, General Aspects Of Digital Transmission Systems; Terminal Equipment's, Recommendations G.700 - G.795, (Geneva, 1988), ISBN 92-61-03341-5

IMA Digital Audio Doc-Pac (IMA-ADPCM), © 1992, Interactive Multimedia Association, 48 Maryland Avenue, Suite 202, Annapolis, MD 21401-8011

REV. 0 –15–

ISA INTERFACE

AD1817A Chip Registers

Table I, Chip Register Diagram, details the AD1817A direct register set available from the ISA Bus. Prior to any accesses by the host, the PC I/O addressable ports must be configured using the Plug and Play Resources.

Table I. Chip Register Diagram

Register Type-Register Name	Register PC I/O Address
Plug and Play ADDRESS WRITE_DATA READ_DATA	0x279 0xA79 Relocatable in Range 0x203 – 0x3FF
Sound System Codec CODEC REGISTERS	0x(SS Base+0 – SS Base+15) Relocatable in Range 0x100 – 0x3FF See Table V
SoundBlaster Pro Music0: Address (w), Status (r) Music1: Address (w) Music1: Data (w) Mixer Address (w) Mixer Data (w) Reset (w) Music0: Address (w) Music0: Data (w) Input Data (r) Status (r), Output Data (w) Status (r) Music0: Address (w), Status (r) Music0: Data (w) Music1: Address (w) Music1: Data (w)	Ox(SB Base) Relocatable in Range 0x010 - 0x3F0 Ox(SB Base+1) Ox(SB Base+2) Ox(SB Base+3) Ox(SB Base+4) Ox(SB Base+5) Ox(SB Base+6 or 7) Ox(SB Base+8) Ox(SB Base+8) Ox(SB Base+9) Ox(SB Base+A or +B) Ox(SB Base+C or +D) Ox(SB Base+E or +F) Ox(AdLib Base) Relocatable in Range 0x100 - 0x3F8 Ox(AdLib Base+1) Ox(AdLib Base+2) Ox(AdLib Base+3)
MIDI MPU-401 MIDI Data (r/w) MIDI Status (r), Command (w)	0x(MIDI Base) Relocatable in Range 0x100 – 0x3F8 0x(MIDI Base+1)
Game Port Game Port I/O	0x(Game Base +0 to Game Base +7) Relocatable in Range 0x100 - 0x3F8

AD1817A Plug and Play Device Configuration Registers

The AD1817A may be configured according to the Intel/Microsoft Plug and Play Specification using the internal ROM. Alternatively, the PnP configuration sequence may be bypassed using the "Alternate Key Sequence" described in Appendix A.

The operating system configures/reconfigures AD1817A Plug and Play Logical Devices after system boot. There are no "boot-devices" among the Plug and Play Logical Devices in the AD1817A. Non-Plug and Play BIOS systems configure the AD1817A's Logical Devices after boot using drivers. Depending on BIOS implementations, Plug and Play BIOS systems may configure the AD1817A's Logical Devices before POST or after Boot. See the *Plug and Play ISA Specification Version 1.0a* for more information on configuration control. To complete this configuration, the system reads resource data from the AD1817A's on-chip resource ROM and from any other Plug and Play cards in the system, and then arbitrates the configuration of system resources with a heuristic algorithm. The algorithm maximizes the number of *active* devices and the *acceptability* of their configurations.

The system considers all Plug and Play logical device resource data at the same time and makes a conflict-free assignment of resources to the devices. If the system cannot assign a conflict-free resource to a device, the system does not configure or activate the device. All configured devices are activated.

The system's Plug and Play support selects all necessary drivers, starts them and maintains a list of system resources allocated to each logical device. As an option, system resources can be reassigned at runtime with a Plug and Play Resource Manager. The custom setup created using the manager can be saved and used automatically on subsequent system boots.

-16- REV. 0

Plug and Play Device IDs (embedded in the logical device's resource data) provide the system with the information required to find and load the correct device drivers. One custom driver, the AD1817A Sound System driver from Analog Devices, is required for correct operation. In the other cases (MIDI, Game Port), the system can use generic drivers. Table II lists the AD1817A's Logical Devices and compatible Plug and Play device drivers.

Table II. Logical Devices and Compatible Plug and Play Device Drivers

Logical Device Number	Emulated Device	Compatible (Device ID)	Device ID	
0	Sound System		ADS7180	
1	MIDI MPU401 Compatible	PNPB006	ADS7181	
2	Game/Joystick Port	PNPB02F	ADS7182	

The configuration process for the logical devices on the AD1817A is described in the *Plug and Play ISA Specification Version 1.0a* (*May 5, 1994*). The specification describes how to transfer the logical devices from their start-up *Wait For Key* state to the *Config* state and how to assign I/O ranges, interrupt channels and DMA channels. See Appendix A for an example setup program and specific Plug and Play resource data.

Table III describes in detail the I/O Port Address Descriptors, DMA Channels, Interrupts for the functions required for the AD1817A Logical Device groups.

Table III. Logical Device Configuration

LDN	PnP Function	Description
0	I/O Port Address Descriptor (0x60-0x61)	The SoundBlaster Pro address range is from 0x100 to 0x3F0. The typical address is 0x220. The range is 16-bytes long and must be aligned to a 16-byte memory boundary.
0	I/O Port Address Descriptor (0x62-0x63)	The AdLib address range is from 0x100 to 0x3F8. The typical address is 0x388. The range is 4-bytes long and must be aligned to an 8-byte memory boundary.
0	I/O Port Address Descriptor (0x64-0x65)	The Codec address range is from 0x100 to 0x3F8. The range is 16-bytes long and must be aligned to a 16-byte memory boundary.
0	Interrupt Request Level Select (0x70-0x71)	This IRQ is shared between the SB Pro device and the Codec. These devices require one of the following IRQ channels: 5, 7, 9, 11, 12 or 15. Typically, the IRQ is set to 5 or 7 for this device.
0	DMA Playback Channel Select (0x74)	This 8-bit channel is shared between the SB Pro device and the Codec for playback. These devices require one of the following DMA channels: 0, 1, 3. Typically, DMA channel 1 is set.
0	DMA Capture Channel Select (0x75)	This the DMA channel used for capturing Codec data. The Codec operates in single-channel mode if a separate DMA channel for capture and playback is not assigned. The following DMA channels may be programmed: 0, 1, 3. DMA Channel 4 indicates single-channel mode.
1	I/O Port Address Descriptor (0x60-0x61)	The MPU-401 compatible device address range is 0x100 to 0x3FE. Typical configurations use 0x330. The range is 2-bytes long and must be aligned to a 2-byte memory boundary.
1	Interrupt Request Level Select (0x70-0x71)	The MIDI device requires one of the following IRQ channels: 5, 7, 9, 11, 12 or 15.
2	I/O Port Address Descriptor (0x60-0x61)	The Game Port address range is from 0x100 to 0x3F8. The typical address is 0x200. The range is 8-bytes long and must be aligned to an 8-byte memory boundary.

NOTE

DMA channel 4 indicates single-channel mode.

REV. 0 –17–

Sound System Direct Registers

The AD1817A has a set of 16 programmable Sound System Direct Registers and 36 Indirect Registers. This section describes all the AD1817A registers and gives their address, name and initialization state/reset value. Following each register table is a list (in ascending order) of the full register name, its usage and its type: (RO) Read Only, (WO) Write Only, (STKY) Sticky, (RW) Read Write and Reserved (res). Table IV is a map of the AD1817A direct registers.

Table IV. Sound System Direct Registers

Direct								
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SSBASE + 0	CRDY	VBL			INA	DR[5:0]		
SSBASE + 1	PI	CI	TI	VI	RES	RI	RES	SI
SSBASE + 2				Indirect SS	Data [7:0]			
SSBASE + 3				Indirect SS	Data [15:8]			
SSBASE + 4	R	ES	PUR	COR	ORR	[1:0]		ORL [1:0]
SSBASE + 5	PFH	PDR	PLR	PUL	CFH	CDR	CLR	CUL
SSBASE + 6		PIO Playback/Capture [7:0]						
SSBASE + 7		RESERVED						
SSBASE + 8	TRD	DAZ	PFM	Γ [1:0]	PC/L	PST	PIO	PEN
SSBASE +9	F	RES	CFM	Γ [1:0]	PC/L	CST	CIO	CEN
SSBASE + 10		R	ES		ADPN	DPDN	SUSP	RD_MODE
SSBASE + 11				RESE	RVED			
SSBASE + 12		RESERVED						
SSBASE + 13		RESERVED						
SSBASE + 14				RESE	RVED			
SSBASE + 15				RESE	RVED			

[Base+0] Chip Status/Indirect Address

7	6	5 4 3 2 1 0	
CRDY	VBL	INADR[5:0]	RESET = [0x00]

INADR [5:0] (RW) Indirect Address for Sound System (SS). These bits are used to access the Indirect Registers shown in Table VIII.

All registers data must be written in pairs, low byte followed by high byte, by loading the Indirect SS Data Registers, (Base +2) and (Base +3).

Volume Button Location. When using an EEPROM to configure the PnP state of the AD1817A, this bit determines whether PQFP Pins 1 and 2 are used for VOL_UP and VOL_DN.

0 No Function

1 VOL_UP and VOL_DN

CRDY (RO) AD1817A Ready. The AD1817A asserts this bit when AD1817A can accept data.

0 AD1817A not ready 1 AD1817A ready

[Base+1] Interrupt Status

VBL

7	6	5	4	3	2	1	0	_
PI	CI	TI	VI	RES	RI	RES	SI	RESET = [0x00]

SI (RO) SoundBlaster generated Interrupt.

0 No interrupt

1 SoundBlaster interrupt pending

RI (RW) Ring Interrupt (Sticky, Write "0" to Clear).

0 No interrupt

1 An interrupt is pending due to a Hardware Ring pin being asserted

VI (RW) Volume Interrupt (Sticky, Write "0" to Clear).

0 No interrupt

An interrupt is pending due to Hardware Volume Button being pressed

TI (RW) Timer Interrupt. This bit indicates there is an interrupt pending from the timer count registers. (Sticky, Write "0" to Clear).

0 No interrupt

1 Interrupt is pending from the timer count register

-18- REV. 0

Δ	D 1	I 21	174
\boldsymbol{n}	D I		, <i>, ,</i>


CI (RW) Capture Interrupt. This bit indicates that there is an interrupt pending from the capture DMA count register. (Sticky, Write "0" to Clear). No interrupt Interrupt is pending from the capture DMA count register 1 PΙ (RW) Playback Interrupt. This bit indicates that there is an interrupt pending from the playback DMA count register. (Sticky, Write "0" to Clear). No interrupt Interrupt is pending from the playback DMA count register [Base+2] **Indirect SS Data Low Byte** Indirect SS Data [7:0] RESET = [0xXX]**Indirect SS Data High Byte** [Base+3] Indirect SS Data [15:8] Indirect Sound System Data. Data in this register is written to the Sound System Indirect Register specified by the **Indirect SS** address contained in INDAR [5:0], Sound System Direct Register [Base +0]. Data is written when the Indirect SS Data [15:0] Data High Byte value is loaded. [Base+4] PIO Debug **PUR** COR RESET = [0x00]ORR[1:0] All bits in this register are sticky until any write that clears all bits to 0. Overrange Left/Right detect. These bits record the largest output magnitude on the ADC right and left ORL/ORR (RO) channels and are cleared to 00 after any write to this register. The peak amplitude as recorded by these bits [1:0]is "sticky," i.e., the largest output magnitude recorded by these bits will persist until these bits are explicitly cleared. They are also cleared by powering down the chip. ORL/ORR Over/Under Range Detection 00 Less than -1 dB Underrange 01 Between -1 dB and 0 dB Underrange 10 Between 0 dB and 1 dB Overrange 11 Greater than 1 dB Overrange COR (RO) Capture Over Run. The codec sets (1) this bit when capture data is not read within one sample period after the capture FIFO fills. When COR is set, the FIFO is full and the codec discards any new data generated. codec clears this bit immediately after a 4 byte capture sample is read. **PUR** (RO) Playback Under Run. The codec sets (1) this bit when playback data is not written within one sample period after the playback FIFO empties. The codec clears (0) this bit immediately after a 4 byte playback sample is written. When PUR is set, the playback channel has "run out" of data and either plays back a mid-scale value or repeats the last sample. [Base+5] **PIO Status** PFH PDR PLR PUL CFH CDR CLR CUL RESET = [0x00]**CUL** (RO) Capture Upper/Lower Sample. This bit indicates whether the PIO capture data ready is for the upper or lower byte of the channel. Lower byte ready 0 Upper byte ready or any 8-bit mode **CLR** Capture Left/Right Sample. This bit indicates whether the PIO capture data waiting is for the left channel (RO)

REV. 0 –19–

ADC or the right channel ADC.

Right channel

Left channel or mono



-20- REV. 0

PC/L	(RW)	Playback Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear companded format for all output data. The type of linear PCM or the type of companded format is defined by PFMT [1:0]. Under PCM Companded
PFMT [1:0]	(RW)	Playback Format. Use these bits to select the playback data format for output data according to Table VI and Figure 15.
DAZ	(RW)	DAC zero. This bit forces the DAC to zero. Repeat last sample Force DAC to Zero
TRD	(RW)	Transfer Request Disable. This bit enables or disables Codec DMA transfers during a Codec interrupt (indicated by the SS Codec Status register's INT bit being set [1]). This assumes Codec DMA transfers were enabled and the PEN or CEN bits are set. O Transfer Request Enable 1 Transfer Request Disable

After setting format bits, sample data into the AD1817A must be ordered according to Figure 7, Table V.



REV. 0 –21–




Figure 7. Codec Transfers

Table V. Codec Transfers

ST	FMT1 FMT0 C/L	Format	Byte 3 MSB LSB	Byte 2 MSB LSB	Byte 1 MSB LSB	Byte 0 MSB LSB
0	000	Mono Linear, 8-Bit Unsigned	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	000	Stereo Linear, 8-Bit Unsigned	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	001	Mono μ-Law, 8-Bit Companded	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	001	Stereo µ-Law, 8-Bit Companded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	010	Mono Linear 16-Bit Little Endian	Sample 1 Upper 8 Bits Left Channel	Sample 1 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel
1	010	Stereo Linear 16-Bit Little Endian	Sample 0 Upper 8 Bits Right Channel	Sample 0 Lower 8 Bits Right Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel
0	011	Mono A-Law, 8-Bit Companded	Sample 3 8 Bits Left Channel	Sample 2 8 Bits Left Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Left Channel
1	011	Stereo A-Law, 8-Bit Companded	Sample 1 8 Bits Right Channel	Sample 1 8 Bits Left Channel	Sample 0 8 Bits Right Channel	Sample 0 8 Bits Left Channel
0	100	Reserved				
1	100	Reserved				
0	101	Reserved				
1	101	Reserved				
0	110	Mono Linear, 16-Bit Big Endian	Sample 1 Lower 8 Bits Left Channel	Sample 1 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel
0	110	Stereo Linear, 16-Bit Big Endian	Sample 0 Lower 8 Bits Right+ Channel	Sample 0 Upper 8 Bits Left Channel	Sample 0 Lower 8 Bits Left Channel	Sample 0 Upper 8 Bits Left Channel
0	111	Reserved				
1	111	Reserved				

AD1817A [Base+9] **Capture Configuration** RES **CFMT** CC/I **CST** CIO CEN RESET = [0x00]**CEN** (RW) Capture Enable. This bit enables or disables data capture. Disable Enable 1 CIO (RW) Capture Programmed I/O. This bit determines whether the capture data is transferred via DMA or PIO. DMA PIO **CST** Capture Stereo/Mono Select. This bit selects stereo or mono formatting for the input audio data streams. (RW) In stereo, the Codec alternates samples between channels to provide left and right channel input. For mono, the Codec captures samples on the left channel. Mono Stereo CC/L (RW) Capture Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear, companded format for all output data. The type of linear PCM or the type of companded format is defined by CFMT [1:0]. Linear PCM Companded CFMT [1:0] Capture Format. Use these bits to select the format for capture data according to the following Table V and (RW) Figure 7. [Base+10] **ACPI Power-Down Control** RES ADDN RD MODE RESET = [0xXX]RD_MODE Read Mode. Enables readback of Sound Blaster and OPL music synthesizer registers. Suspend. Setting this bit suspends Sound Blaster DMA transfer. **SUSP** Disable 1 Enable Digital Power-Down. Powers-down digital interface functions and internal OPL music synthesizer. Analog mixers **DPDN** Analog Power-Down. Powers-down all analog function. Digital interface remains active. **APDN** [Base+11] Reserved 5 RESERVED RESET = [0xXX][Base+13] Reserved 5 RESERVED RESET = [0xF0][Base+14] Reserved RESERVED RESET = [0xFF]JAXIS [7:0] (RO) Joystick Axis Low Byte. Note: Axis to be read through this register is selected by the JSEL bits in the control register. A write to this register starts a sampling cycle. [Base+15] Reserved RESERVED RESET = [0xFF]

REV. 0 –23–

Sound System Indirect Registers

Writing Indirect Registers

All Indirect Registers "MUST" be written in pairs: low byte followed by high byte. The Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low Data Byte [SSBASE+2] is used to write low data byte and the Indirect High Data Byte [SSBASE+3] is used to write the high data byte. The low data byte is held in the temporary register until the upper byte is written.

Programming Example

"Write Sample Rate for Voice Playback at 11,000 Hz (0x2AF8)"

1) Write [SSBASE+0] with 0x02 ; indirect register for voice playback sample rate

2) Write [SSBASE+2] with 0xF8 ; low byte of 16-bit sample rate register 3) Write [SSBASE+3] with 0x2A ; high byte of 16-bit sample rate register

Reading Indirect Registers

All indirect registers can be individually read. The Sound System Indirect Address Register [SSBASE+0] holds the address for a register pair, the Indirect Low Data Byte [SSBASE+2] is used to read low data byte and Indirect High Data Byte [SSBASE+3] is used to read the High data byte.

Programming Example

"Read Sample Rate for Voice Playback set to 11,000 Hz (0x2AF8)"

Write [SSBASE+0] with 0x02
 Read [SSBASE+2]
 Read [SSBASE+3]
 ; indirect register for voice playback sample rate
 ; low byte of 16-bit sample rate register set to 0xF8
 ; high byte of 16-bit sample rate register set to 0x2A

ISR Saves and Restores

For Interrupt Service Routines, ISRs, it is necessary to save and restore the Indirect Address and the Low Byte Temporary Data holding registers inside the ISR.

Programming Example

"Save/Restore during an ISR"

Beginning of ISR:

Read [SSBASE+0] ; save Indirect Address register to TMP_IA
 Write [SSBASE+0] with 0x00; ; indirect Register for Low Byte Temporary Data
 Read [SSBASE+2] ; save Low Byte Temporary data to TMP_LBT

4) ISR Code ; ISR routine

5) Write [SSBASE+2] with TMP_LBT ; restore Low Byte Temporary data TMP_LBT 6) Write [SSBASE+0] with TMP_IA ; restore Indirect Address Register to TMP_IA

7) Return from Interrupt ; return from ISR

-24- REV. 0

Table VI. Indirect Register Map and Reset/Default States

Address	Register Name	Reset/ Default State
00	Low Byte TMP	0xXX
01	Interrupt Enable and External Control	0x0102
02	Voice Playback Sample Rate	0x1F40
03	Voice Capture Sample Rate	0x1F40
04	Voice Attenuation	0x8080
05	FM Attenuation	0xXXXX
06	Reserved	0xXXXX
07	Reserved	0x8080
08	Playback Base Count	0x0000
09	Playback Current Count	0x0000
10	Capture Base Count	0x0000
11	Capture Current Count	0x0000
12	Timer Base Count	0x0000
13	Timer Current Count	0x0000
14	Master Volume Attenuation	0x8888
15	CD Gain/Attenuation	0x8888
16	Synth Gain/Attenuation	0x8888
17	Reserved	0xXXXX
18	Reserved	0x8888
19	Mic Gain/Attenuation	0xC888
20	ADC Source Select and ADC PGA	0x0000
32	Chip Configuration	0x00F0
33	Reserved	0xXXXX
34	Reserved	0xXXXX
35	Reserved	0xXXXX
36	Reserved	0xXXXX
37	Reserved	0x0000
38	Reserved	0xAC44
39	PHONE OUT Gain Attenuation	0x8000
40	Reserved	0x0000
41	Hardware Volume Button Modifier	0xXX1B
42	Reserved	0x0000
43	Reserved	0x0000
44	Power_Down and Timer Control	0x0000
45	Version ID	0x0000
46	Reserved	0x0000

REV. 0 -25-

Table VII. Sound System Indirect Registers

			(High	Byte)								(Lov	v Byte)			
ADDRESS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
00 (0x00)				R	ES							LBT	D [7:0]			
01 (0x01)	PIE	CIE	TIE	VIE	RES	RIE	RES	SIE			RI	ES			XC1	XC0
02 (0x02)				VPSR	[15.8]							VPSI	R [7:0]			
03 (0x03)				VCSR	[15:8]							VCS	R [7:0]			
04 (0x04)	LVM	RES			LVA	[5:0]			RVM	RES			RV	A [5:0]		
05 (0x05)	LFMM	RES			LFM	A [5:0]			RFMM	RES			RFM	IA [5:0]		
06 (0x06)		•	•	R	ES					•	•	R	ES			
07 (0x07)	LS0M	RES			LS0/	A [5:0]			RS0M	RES			RS0	A [5:0]		
08 (0x08)		•	•	PBC	[15:8]				PBC [7:0]							
09 (0x09)				PCC	[15:8]				PCC [7:0]							
10 (0x0A)				CBC	[15:8]							CBC	C [7:0]			
11 (0x0B)				CCC	[15:8]							CCC	C [7:0]			
12 (0x0C)				TBC	[15:8]				TBC [7:0]							
13 (0x0D)				TCC	[15:8]					TCC [7:0]						
14 (0x0E)	LMVM	R	ES			LMVA [4:0]		RMVM	R	ES			RMVA [4:	:0]	
15 (0x0F)	LCDM	R	ES			LCDA [4:0]		RCDM	R	ES			RCDA [4:	:0]	
16 (0x10)	LSYM		ES			LSYA [4:0			RSYM		ES			RSYA [4:0		
17 (0x11)	LVDM	R	ES			LVDA [4:0]		RVDM	R	ES					
18 (0x12)				R	ES					4		R	ES			
19 (0x13)	MCM	M20	RES			MCA [4:0]			PIM	[]					RES	
20 (0x14)	LAGC		LAS [2:0]				[3:0]		RAGC	RAS [2:0] RAG [3:0]						
32 (0x20)	WSE	CDE	RES	CNP		R	ES	1					ES			
33 (0x21)					ES								ES			
34 (0x22)					ES								ES			
35 (0x23)					ES								ES			
36 (0x24)					ES		$A \times A$	7					ES			
37 (0x25)					ES								ES			
38 (0x26)					ES	111						R	ES			
39 (0x27)	RES								POM	R	ES			POA [4:0)]	
40 (0x28)	RES											R	ES			
41 (0x29)	HVM	INSEL	HVMAS			IVATN [4:	0]	7,	VMU VUP VDN BM [4:0]							
42 (0x2A)					ES				RES							
43 (0x2B)					ES	, Y			RES							
44 (0x2C)	CPD	RES	PIW	PIR	PAA	PDA	PDP	PTB								
45 (0x2D)	VER [15:8]								VER [7:0]							
46 (0x2E)		RES										R	ES			

[00]	INDIRE	CT LO	W BYTI	E TMP									DEFA	ULT =	[0xXX]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		R	ES								LBTI	7:0]			

LBTD [7:0] Low Byte Temporary Data holding latch for register pair writes; Written on any write to [SSBase + 2], Read from [SSBase + 2] when the indirect address is 0x00.

[01] I	NTERR	UPT E	NABLE	E AND I	EXTER	NAL CO	ONTRO	L					DEF	AULT =	[0x0102]	
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
PIE	CIE	TIE	VIE	RES	RIE	RES	SIE				RES			XC1	XC0	
XC0	F	RW									e XCTL(also mux	ed with	
XC1	F	RW				Γhe stat	e of this	bit is re	flected	on th	e XCTL	l pin. X	CTL1 m	ay also be	used for	
SIE	F	RW	Sour 0 1	SoundBlaster Interrupt enabled												
RIE	F	RW	Ring 0 1	Ring Interrupt Enable;												
VIE	F	RW	Volume Interrupt Enable. If enabled, software increments/decrements BUTTON MODIFIER via interrupt routine and pushing buttons only sets VUP, VDN, VMU bits. It does not change the volu 0 Volume Interrupt disabled 1 Volume Interrupt enabled													

-26- REV. 0

													A	D181	7A
TIE	R	W	Timer 0 1		er Inter	e; rupt disa rupt ena									
CIE	R	W	Captur 0 1	e Interri Cap	upt Ena ture Int	-	isabled								
PIE	R	W	Playba 0 1		back In	able; terrupt o terrupt o									
[02] V	VOICE	PLAYB	ACK SA	MPLE	RATE								DEFAU	LT = [0]	x1F40]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	
			VPSR	[15:8]							VPSR	[7:0]			
		Voice Pla default pla CAPTU 5	ayback sa	mple rat	e is 8 kF		rate can	be progra	nmmed f	rom 4 k	Hz to 55. 4		in 1 hertz DEFAUL 2		
	-	<u> </u>	VCSR		<u>~</u>			<u> </u>		<u> </u>	VCSR		~		$\overline{}$
[04] \(7	VOICE		NP bit in	n SS [32] N 3	= 0 in v			[15:0] cor	ntrols cap			efault ca	DEFAU 2	nple rate LT = [0 1	e is 8 kHz.
LVM	RES			LVA [5:0]			RVM	RES			ŀ	RVA [5:0]		
RVA [5		Right Vo range is (Right Vo) dB to -	94.5 dB				he LSB 1	represen	ts -1.5 (dB, 0000	000 =	0 dB and	l the	
LVA [5	5:0]	Left Voic range is (ce Attenu dB to –	ation for 94.5 dB	r Playba	ick chan	nel. Th	e LSB re	presents	-1.5 d	В, 00000	0 = 0	dB and	the	
LVM		Left Voic	e Mute.	$() = \bigcup r$	nmuted,	I - NI	itod								
		TENUA		0 01		1 – 1	neu.								
7	6							~	0	-		0	DEFAU		
I FMM		5 T	ATION 4	3	2	1	0	7	6 RES	5	4	3	2	1	0x8080]
LFMM RFMA	RES [5:0]		4 Music At	3 LFMA tenuatio	2 [5:0] n for th	1	0	RFMM	RES			I		1	0
	[5:0] [5:0]	Right F I the range Right F I	Music At is 0 dB to Music Music Atte	3 LFMA tenuatio to -94.5 ute. 0 =	2 [5:0] n for th dB. : Unmu	1 e interna	0 al Music	RFMM Synthes	RES sizer. Th	e LSB 1	represent	Its –1.5	2 RFMA [5:0 dB, 0000	$\frac{1}{100}$ $100 = 0$	0
RFMA RFMM	[5:0] [5:0]	Right F I the range Right F I Left F M	Music At is 0 dB to -9	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB.	2 [5:0] n for th dB. Unmu for the	e international line internal	0 al Music Music	RFMM Synthes	RES sizer. Th	e LSB 1	represent	Its –1.5	2 RFMA [5:0 dB, 0000	$\frac{1}{100}$ $100 = 0$	0 dB and
RFMA RFMM LFMA LFMM	RES [5:0] [5:0]	Right F I the range Right F I Left F M range is O Left F M	Music At is 0 dB to -9	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB.	2 [5:0] n for th dB. Unmu for the	e international line internal	0 al Music Music	RFMM Synthes	RES sizer. Th	e LSB 1	represent	is –1.5 –1.5 d	2 RFMA [5:0 dB, 0000	$\frac{1}{000} = 0$ $000 = 0$ $00 = 0$	0 dB and B and the
RFMA RFMM LFMA LFMM	[5:0] [5:0]	Right F I the range Right F I Left F M range is O Left F M	Music At is 0 dB to -9	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB.	2 [5:0] n for th dB. Unmu for the	e international line internal	0 al Music Music	RFMM Synthes	RES sizer. Th	e LSB 1	represent	is –1.5 –1.5 d	2 RFMA [5:0 dB, 0000	$\frac{1}{000} = 0$ $000 = 0$ $00 = 0$	0 dB and B and the
RFMA RFMM LFMA LFMM [06]	[5:0] [5:0] [5:0] [RESER	Right F I the range Right F I Left F M range is C Left F M	Music At is 0 dB to 4 Music Music Music Atte of dB to 4	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB. te. 0 = 3	2 [5:0] n for th dB. Unmufor the	e internated, 1 = internal	0 al Music Muted Music Muted.	RFMM c Synthes	RES sizer. The	e LSB i	represent	Is -1.5 d	2 RFMA [5:0 dB, 0000 B, 00000	$\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$	dB and B and the
RFMA RFMM LFMA LFMM [06]	[5:0] [5:0] [5:0] [RESER	Right F I the range Right F I Left F M range is C Left F M	Music Atis 0 dB to 4 Music Music Music Atte 0 dB to 4 Music	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB. te. 0 = 3	2 [5:0] n for th dB. Unmufor the	e internated, 1 = internal	0 al Music Muted Music Muted.	RFMM c Synthes	RES sizer. The	e LSB i	represent presents 4	Is -1.5 d	2 RFMA [5:0 dB, 0000 B, 00000	$\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$ $\frac{1}{[0]}$	dB and B and the
RFMA RFMM LFMA LFMM [06] 1	[5:0] [5:0] [5:0] [RESER	Right F I the range Right F I Left F M range is 0 Left F M RVED 5	Music Atis 0 dB to 4 Music Music Music Atte 0 dB to 4 Music	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB. te. 0 = 3	2 [5:0] n for th dB. Unmufor the	e internated, 1 = internal	0 al Music Muted Music Muted.	RFMM c Synthes	RES sizer. The	e LSB i	represent presents 4	Is -1.5 d	2 RFMA [5:0 dB, 0000 B, 00000	$\frac{1}{000} = 0$ $000 = 0$ $0 = 0$ $0 = 0$ $0 = 0$	dB and B and the
RFMA RFMM LFMA LFMM [06] 1	[5:0] [5:0] [7:0] [8:0] [8:0] [9:0]	Right F I the range Right F I Left F M range is 0 Left F M RVED 5	Music Atis 0 dB to 4 Music Music Music Atte 0 dB to 4 Music	3 LFMA tenuatio to -94.5 ute. 0 = enuation 94.5 dB. te. 0 = 3 S	2 [5:0] n for th dB. Unmufor the	e internated, 1 = internal	0 al Music Muted Music Muted.	RFMM c Synthes	RES sizer. The	e LSB i	represent presents 4	I ts -1.5 d -1.5 d D 3 S D 3	2 RFMA [5:0 dB, 00000 dB, 00000 DEFAULT 2	$\frac{1}{000} = 0$ $000 = 0$ $0 = 0$ $0 = 0$ $0 = 0$	dB and B and the

REV. 0 –27–

Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEK) is deasserted. When CEN is asserted, the Capture Current Count with the value in the Capture Current Count with the value in the Capture Base Count. The Capture Enable (CEK) is deasserted. When CEN is asserted, the Capture current Count with the value in the Capture Current Count with the value in the Capture Current Count while gene an interrupt and reload the Capture Current Count with the value in the Capture Base Count. The Capture Enable Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) - 1). To circular software DMA buffer must be divisible by four to ensure proper operation. 11			ASE COU		9	1	0	7	e	F	4		DEFAU		
PBC [15:0] Playback Base Count. This register is for loading the Playback DMA Count. Writing a value to this register al loads the same data into the Playback Current Count register. You must load this register when Playback Current Count decrements once for every four byte transferred via a DMA cycle. The next transfer, after zero is reached in the Playback Current Count, will gen at ean interrupt and reload the Playback Current Count with the value in the Playback Current Count, will gen at ean interrupt and reload the Playback Current Count with the value in the Playback Current Count. The Playback Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) - The circular software DMA buffer must be divisible by four to ensure proper operation.)	/ 6	<u> </u>			۷	1	- 0	/	0	<u> </u>	PBC		۷.	1	U
109	PBC [15:0]	loads the (PEN) transfer at an in Base C	ck Base Conne same dat is deasserte rred via a D nterrupt an ount should	unt. Thi ta into the ed. Whe DMA cy nd reload d always	ne Playb n PEN i cle. The l the Pla be prog	ack Cu s assert next tr yback gramme	irrent (ted, the ransfer, Curren ed to N	Count reg Playbac after ze t Count umber B	gister. Y k Curre ro is rea with the	You mustent Cour nched in e value it vided by	ount. Wr t load th nt decrei the Play n the Play four, m	riting a nis regis ments o back C ayback inus on	ter when I once for ev urrent Co Base Cou e ((Numb	Playbac very fou ount, wi int. The	k Enab r bytes ll gene Playba
PCC 15:0 Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be done when PEN is deasserted. PCC 15:0 Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be done when PEN is deasserted. PCC 15:0 Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be done when PEN is deasserted. When PEN is deasserted. When PEN is deaserted. When PEN is a series of loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count determents once for every four byte transferred via a DMA cycle. The next transfer after zero is reached in the Capture Base Count. The Capture Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count Should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count Should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count Should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count Should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) -1). The Capture Count of CCC 15:0 Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be downed when CEN is deasserted. POCK 15:0 Capture Current Count register. Contains the current Count. Writing a value to this register also loads the same into the Timer Current Count register decrements once for every specified time period. The next count after zero is reached in the Timer Current Count register. When Timer Current Count register. When Tis	[09] PLAY							v		•				T = [0]	x00001
PCC [15:0] Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be don when PEN is deasserted. Playback Current Count register. Contains the current Playback DMA Count. Reads and Writes must be don when PEN is deasserted. Post						1	0	7	6	5	4			-	-
Time Name			PCC [1								PCC				
CBC [15:0] Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count decrements once for every four byte transferred via a DMA cycle. The next transfer, after zero is reached in the Capture Current Count, will general interrupt and reload the Capture Current Count with the value in the Capture Current Count, will general interrupt and reload the Capture Current Count with the value in the Capture Current Count, will general interrupt and reload the Capture Current Count with the value in the Capture Current Count, will general interrupt and reload the Capture Current Count with the value in the Capture Current Count, will general interrupt and reload the Capture Current Count with the value in the Capture Current Count, will general interrupt and reload the Capture Current Count will generally as a count of the Capture Current Count will generally as a count of the Capture Current Count will generally as a count of the Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be downence. The Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be downence. The Capture Current Count register. Count. Writing a value to this register also loads the same into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When it is asserted, the Timer Current Count register decrements once for every specified time period. The intervent count register decrements once for every specified time period. The next count, after zero is reached in the Timer Current Count register. Will generally and reload the Timer Current Count register with the value in the Timer Current Count register. Will generally an interrupt and reload the Timer Current Count register with the value in the Timer C	PCC [15:0]	when P	EN is deas	serted.	egister.	Contai	ns the	current P	Playback	d DMA	Count. I				
CBC [15:0] Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count decrements once for every four byte transferred via a DMA cycle. The next transfer, after zero is reached in the Capture Current Count. Will general interrupt and reload the Capture Current Count with the value in the Capture Base Count. The Capture E Count should always be programmed to Number Bytes divided by four, minus one (Number Bytes/4) –1). To circular software DMA buffer must be divisible by four to ensure proper operation. [11] CAPTURE CURRENT COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 CCC [15:0] CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be dwhen CEN is deasserted. [12] TIMER BASE COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TBC [15:0] Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same of into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When it is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 µs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count degister decrements once every time period. The time period in the Timer Current Count register. [13] TIMER CURRENT COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done we many content of the Timer Current Count register with the value in the Timer Current Count register. [14] MASTER VOLUME ATTENUATION DEFAULT = [0x888] 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 DEFAULT = [0x888]					9	1	Λ	7	6	5	4			-	-
CBC [15:0] Capture Base Count. This register is for loading the Capture DMA Count. Writing a value to this register also loads the same data into the Capture Current Count register. Loading must be done when Capture Enable (CEN) is deasserted. When CEN is asserted, the Capture Current Count decrements once for every four byte transferred via a DMA cycle. The next transfer, after zero is reached in the Capture Current Count. The Capture Base Count. The Capture Base Count an interrupt and reload the Capture Current Count with the value in the Capture Base Count. The Capture Base Count should always be programmed to Number Bytes divided by four, minus one ((Number Bytes/4) –1). To circular software DMA buffer must be divisible by four to ensure proper operation. [11] CAPTURE CURRENT COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 CCC [15:0] CCC [15:0] CCC [15:0] CCC [15:0] CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be divined by the CEN is deasserted. [12] TIMER BASE COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TBC [15:0] Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When is asserted, the Timer Current Count register decrements once for every specified time period. The immer period. The next count, after zero is reached in the Timer Current Count register, will gene an interrupt and reload the Timer Current Count register with the value in the Timer Current Count register. PEAULT = [0x0000 or 10 ms] is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer current Count register with the value in the Timer Current Count register. PEAULT = [0x0000 or 10 ms] is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count register. Contains the current timer count. Reading and Writing must be done we TE is deasserted. [14] MASTER VOLUME ATTENUATION DEFAULT = [0	7 0	J			۵	1	U	,	0	J			۵	1	U
CCC 15:0 Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be downed CEN is deasserted. CCC 15:0 Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be downed CEN is deasserted. CCC 15:0 Timer BASE COUNT		(CEN) transfer an inter Count circular	is deasserte rred via a D rrupt and re should alwa r software D	ed. Whe DMA cyceload the ays be promated DMA bu	n CEN le. The e Captu rogramn	is asser next tr re Curr ned to 1	rted, th ansfer, rent Co Numbe	e Captur after zer ount with er Bytes o	e Curre o is rea the val livided	ent Cour ched in t ue in the by four,	nt decren the Capt e Captur minus c	ments of ture Cure Base one ((Non.	once for ever errent Cou Count. T umber By	very fou int, will The Cap ytes/4) -	r bytes genera ture Ba 1). Th
CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be dwhen CEN is deasserted. [12] TIMER BASE COUNT														_	
CCC [15:0] Capture Current Count register. Contains the current Capture DMA Count. Reading and Writing must be dwhen CEN is deasserted. 12	7 6	5			2	1	0	7	6	5			2	1	0
TBC [15:0] Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same of into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 µs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count decrements once every time period. The next count, after zero is reached in the Timer Current Count register, will general interrupt and reload the Timer Current Count register with the value in the Timer Current Count register. [13] TIMER CURRENT COUNT 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done were the deasserted. [14] MASTER VOLUME ATTENUATION DEFAULT = [0x888] 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	CCC [15:0]				gister. (Contain	is the c	urrent C	Capture	DMA C			and Writi	ing mus	t be do
TBC [15:8] TBC [15:0] Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same of into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 μs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count decrements once every time period. The next count, after zero is reached in the Timer Current Count register, will general interrupt and reload the Timer Current Count register with the value in the Timer Current Count register. TIMER CURRENT COUNT TIMER CURRENT COUNT TCC [15:8] TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done when TE is deasserted. TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done when TE is deasserted. TCC [15:0] TEMER CURRENT COUNT TCC [15:0] TCC [15:0] TEMER CURRENT COUNT TCC [15:0] TEMER CURRENT COUNT TCC [15:0] TCC [15:0] TEMER CURRENT COUNT TCC [15:0] TEMER CURRENT COUNT TCC [15:0]								_	•	_					_
TBC [15:0] Timer Base Count. Register for loading the Timer Count. Writing a value to this register also loads the same of into the Timer Current Count register. Loading must be done when Timer Enable (TE) is deasserted. When is asserted, the Timer Current Count register decrements once for every specified time period. The time period (10 μs or 100 ms) is programmed via the PTB bit in SS [44]. When TE is asserted, the Timer Current Count decrements once every time period. The next count, after zero is reached in the Timer Current Count register, will general interrupt and reload the Timer Current Count register with the value in the Timer Current Count register. TIMER CURRENT COUNT TOC [15:8] TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done we are it is deasserted. TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done we are it is deasserted. TCC [15:0] TIMER VOLUME ATTENUATION DEFAULT = [0x888] TOC [0x888]	7 6	5			2	1	0	7	6	5			2	1	0
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TCC [15:8] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done worked by the count of the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count. Reading and Writing must be done where the current timer count.	TBC [15:0]	into the is asser (10 µs o	Base Count Timer Cu ted, the Tir or 100 ms) i	t. Regist errent Co mer Cur s progra	ount reg rent Co mmed vi od. The	ister. L unt reg ia the P next co	oading ister de TB bit unt, aft	must be ecrement in SS [44 er zero is	done v s once f l]. When reached	vhen Tir for every n TE is a d in the T	ue to thi ner Ena specifie sserted, Fimer C	s regist ble (TE ed time the Tin urrent (E) is deass period. T ner Curre Count regi	erted. V he time nt Coun ster, wil	Vhen T period t decre- l genera
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 TCC [15:0] TCC [15:0] TCC [7:0] TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done with the current timer count. TE is deasserted. DEFAULT = [0x888] 7 6 5 4 3 2 1 0					I imer (Juneni	Count	0						U	
TCC [15:0] Timer DMA Current Count register. Contains the current timer count. Reading and Writing must be done we TE is deasserted. [14] MASTER VOLUME ATTENUATION 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	[13] TIMI	an inter	rupt and re	load the	1 imer C	Julient	Count	Ü					DEFAU		
TE is deasserted. [14] MASTER VOLUME ATTENUATION 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0		an inter ER CURF	rupt and rel	load the J NT					6	5	4			LT = [(0000x
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0		an inter ER CURF	rupt and relationships and relationships and relationships and relationships are relationships and relationships and relationships are relationships and relationships are rel	load the J NT 3					6	5	4 TCC			LT = [(x0000
		an inter ER CURF 5 Timer	Trupt and research to the second seco	J NT 3 5:8]	2	1	0	7				[7:0]	2	LT = [0	0 0
	7 6 ΓCC [15:0]	an inter ER CURF 5 Timer TE is d	Trupt and reserved to the second reserved to the second reserved to the second reserved to the second reserved	JNT 3 5:8] ent Cou	2 nt regis	1	0 ntains	7 the curre	nt time	r count.		[7:0] g and W	/riting mu	LT = [0 1 ust be do LT = [0	0 0 one wh
	7 6 FCC [15:0]	an inter ER CURF 5 Timer TE is d	Trupt and reserved to the second reserved rese	JNT 3 5:8] ent Cou	2 nt regis	1 ter. Co	0 ntains	7 the curre	nt time	r count.	Reading	[7:0] g and W	/riting mu	LT = [0 1 ust be do LT = [0 1	0 0 one w

-28-

RMVA [4:0] Right Master Volume Attenuation. The LSB represents -1.5 dB, 00000 = 0 dB and the range is 0 dB to -46.5 dB. This register is added with the Hardware Volume Button Modifier value to produce the final DAC Master Volume attenuation level. See Hardware Volume Button Modifier Register description for more details. **RMVM** Right Master Volume Mute. 0 = Unmuted, 1 = Muted. Left Master Volume Attenuation. The LSB represents -1.5 dB, 00000 = 0 dB and the range is 0 dB to LMVA [4:0] -46.5 dB. This register is added with the Hardware Volume Button Modifier value to produce the final DAC Master Volume attenuation level. See Hardware Volume Button Modifier Register description for more details. **LMVM** Left Master Volume Mute. 0 = Unmuted, 1 = Muted. [15] CD GAIN/ATTENUATION DEFAULT = [0x8888]LCDA [4:0] **LCDM** RES **RCDM** RES RCDA [4:0] RCDA [4:0] Right CD Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB. **RCDM** Right CD Mute. 0 = Unmuted, 1 = Muted. LCDA [4:0] Left CD Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB. **LCDM** Left CD Mute. 0 = Unmuted, 1 = Muted. [16] SYNTH GAIN/ATTENUATION DEFAULT = [0x8888]0 LSYM RES LSYA [4:0] **RSYM** RES RSYA [4:0] Right SYNTH Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB. RSYA [4:0] Right SYNTH Mute. 0 = Unmuted, 1 = Muted. **RSYM** Left SYNTH Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is +12 dB to -34.5 dB. LSYA [4:0] **LSYM** Left SYNTH Mute. 0 = Unmuted, 1 = Muted. DEFAULT = [0xXXXX][17] RESERVED 0 6 5 3 6 RESERVED RESERVED DEFAULT = [0x8888][18] RESERVED 0 7 6 5 3 6 RES RES [19] MIC/PHONE IN GAIN/ATTENUATION DEFAULT = [0xC888]0 3 2 0 5 3 2 7 6 5 MCM M20 RES MCA [4:0] PIM RES PIA [3:0] RES PIA [3:0] PHONE_IN Attenuation. The LSB represents -3 dB, 0000 = 0 dB and the range is 0 dB to -45 dB. PHONE_IN Mute. PIM MCA [4:0] Microphone Attenuation. The LSB represents -1.5 dB, 00000 = +12 dB and the range is ± 12 dB to -34.5 dB. M20 Microphone 20 dB Gain. The M20-bit enables the Microphone +20 dB gain stage. **MCM** Microphone Mute. DEFAULT = [0x0000][20] ADC SOURCE SELECT AND ADC PGA 0 7 5 3 3 LAS [2:0] **RAGC** RAS [2:0] LAGC LAG [3:0] RAG [3:0] RAG [3:0] Right ADC Gain Control ADC source select and Gain. For Gain, LSB represents +1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB. **RAGC** Right Automatic Gain Control (AGC) Enable, 0 = Enabled, 1 = Disabled. LAG [3:0] Left ADC Gain Control ADC source select and Gain. For Gain, LSB represents +1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.

REV. 0 –29–

POM

PHONE_OUT Mute. 0 = Unmuted, 1 = Muted.

LAGC	Left Au	itomatic	Gain C	ontrol (A	AGC) E	Enable, 0	= Enabl	led, $1 = D$	isable	d.				
RAS [2:0] 000	R_LIN		ut Sour	ce			0	AS [2:0]	L_{-}	C Left II	nput S	Source		
001	R_OU7	Ľ						01		OUT				
010	R_CD							10		CD				
011	R_SYN							11		SYNTH				
101	Mono I	Mix					1	01	MI					
110	Reserve	ed					1	10	PH	IONE_IN	1			
111	Reserve	ed					1	11	Res	served				
[32] CHIP C	CONFIGU 5	U RATIC)N 3	2	1	0	7	6	5	4	3	DEFAU 2	ILT = [0	0 x00F0]
WSE CDE	RES	CNP		Rl	ES					RE	S			
CNP WSE	0 = Cap 1 = Cap Sound 8 0 = Sou 1 = Sou Note: V SoundE	pture no System I indBlast ind Syst	uals Play t equal (Enable. er Mode em Mod SoundB	yback. T to Playb e. de under	ack. Windo	ws.		s determine	1			solely for	converti	ing
[33] RESER			0				~		_		•	DEFAU		
7 6	5	4	3	Z	1	0	/	6	5	4	3	2	1	0
		RE	ES							RES	S			
[34] RESER 7 6	RVED 5	4 RF	3 ES	2	1	0	7	6	5	4 RES	3	EFAULT 2	$\Gamma = [0\mathbf{x}\mathbf{X}]$	(XXX]
[35] RESER		_					_		_			DEFAUL	_	
7 6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		RE	ES							RE	S			
[36] RESER 7 6	VED 5	4 RI	3 ES	2	1	0	7	6	5	4 RES	3	DEFAUL [*]	$\Gamma = [0x]$	XXXX]
[37] RESER		4	9	9	1	0	7	e	E	4	9		ULT =	
7 6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		RI	£S				<u> </u>			RES	>			
[38] RESER	VED											DEFAUI	$\mathbf{T} = \mathbf{I}0$	xAC441
		4	9	9	1	0	7	6	5	1	3			
7 6	5	4	3	2	1	0	7	0	5	4		2	1	0
		RI	<u>ss</u>							RES	<u> </u>			
[39] PHONE				_		_	_					DEFAU		
7 6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
RES		RE	TC			DEC		DEC				$D \cap A = [A, C]$	11	
		IXL	22			RES	POM	RES				POA [4:0	וי	

-30- REV. 0

[40] R	ESERV	ED											DEFA	ULT =	0x0000
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		RES									RES				

[41] HARDWARE VOLUME BUTTON MODIFIER DEFAULT = [0xXX1B] 7 6 5 4 3 2 1 0 HVM HVSEL HVMAS HVATN [4:0] VMU VUP VDN BM [4:0]

BM [4:0] Button Modifier

VDM Volume Down VUP Volume Up VMU Volume Mute

HVATN [4:0] Hardware Volume Attenuation HVMAS Hardware Volume Master Mode

HVSEL Hardware Volume Select HVM Hardware Volume Mute

This register contains a Master Volume attenuation offset, which can be incremented or decremented via the Hardware Volume Pins. This register is summed with the Master Volume attenuation to produce the actual Master Volume DAC attenuation. A momentary grounding of greater than 50 ms on the VOL_UP pin will cause a decrement (decrease in Attenuation) in this register. Holding the pin LO for greater than 200 ms will cause an auto-decrement every 200 ms. This is also true for a momentary grounding of the VOL_DN pin. A momentary grounding of both the VOL_UP and VOL_DN causes a mute and no increment or decrement to occur.

When Muted, an unmute is possible by a momentary grounding of both the VOL_UP and VOL_DN pins together, a momentary grounding of VOL_UP (this also causes a volume increase), a momentary grounding of VOL_DN (this also causes a volume decrease) or a write of "0" to the VI bit in SS [BASE+1].

[42] F	RESERV	VED											DEFAU	LT = [0]	x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			R	ES							RI	ES			
[43] F	RESERV	/ED											DEFAU	LT = [0)x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
			R	ES							R	ES			
[44] I	[44] POWER-DOWN AND TIMER CONTROL DEFAULT = [0x0000]												0x0000]		
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
CPD	RES	PIW	PIR	PAA	PDA	RES	PTB		GPSP				RES		

The AD1817A supports a timeout mechanism used in conjunction with the Timer Base Count and Timer Current Count registers to generate a power-down interrupt. This interrupt allows software to power down the entire chip by setting the CPD bit. This power-down control feature lets users program a time interval from 1 ms to approximately 1.8 hours in 1 ms increments. Five power-down count reload enable bits are used to reload the Timer Current Count from the Timer Base Count when activity is seen on that particular channel.

Programming Example: Generate Interrupt if No ISA Reads or Writes occur within 15 Minutes.

- 1) Write [SSBASE+0] with 0x0C; Write Indirect address for TIMER BASE COUNT "register 12"
- 2) Write [SSBASE+2] with 0x28; Write TIMER BASE COUNT with $(15 \min \times 60 \text{ sec/min} \times 10) = 0x2328 \text{ mili-Seconds}$
- 3) Write [SSBASE+3] with 0x23; Write High byte of TIMER BASE COUNT
- 4) Write [SSBASE+0] with 0x2C; Write Indirect address for POWER-DOWN and TIMER CONTROL register
- 5) Write [SSBASE+2] with 0x00; Write Low byte of POWER-DOWN and TIMER CONTROL register
- 6) Write [SSBASE+3] with 0x30; Set Enable bits for PIW & PIR
- 7) Write [SSBASE+0] with 0x01; Write Indirect address for INTERRUPT CONFIG register
- 8) Write [SSBASE+2] with 0x82; Set the TE (Timer Enable) bit
- 9) Write [SSBASE+3] with 0x20; Set the TIE (Timer Interrupt Enable) bit

GPSP Game Port Speed Select. Selects the operating speed of the game port.

- 0 Slow Game Port
- 1 Fast Game Port

REV. 0 –31–

- PTB Power-Down Time Base. 1 = timer set to 100 ms, $0 = timer set to 10 \mu s$.
- PDA Power-down count reload on Digital Activity; "1" = Reload count on Digital Activity. Digital Activity is defined as any activity on FM or PLAYBACK).
- PAA Power-down count reload on Analog Activity; "1" = Reload count on Analog Activity. Analog Activity is defined as any analog input unmuted (LINE, CD, SYNTH, MIC, PHONE_IN) or MASTER VOLUME unmuting.
- PIR Power-down count reload on ISA Read; "1" = Reload count on ISA read. ISA Read is defined as a read from any active logical device inside the AD1817A.
- PIW Power-down count reload on ISA Write; "1" = Reload count on ISA write. ISA Write defined as a write to any active logical device inside the AD1817A.
- CPD Chip Power-down
 - 1 Power-Down;
 - 0 Power-Up

For Power-up, software should poll the [SSBASE+0] CRY bit for "1" before writing or reading any logical device.

[45] V	ERSIO	N ID											DEFAU	LT = [0]	x0000]
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
		V	ER [15:8	8]							VER [7:0]			
[40] T	ECEDI	TD.											DEFAU	T - [0	
[40] F	RESERV	ED											DEFAU	LI = [0	KUUUUJ
[46] F	ESERV 6	ED 5	4	3	2	1	0	7	6	5	4	3	2	1	(0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (0 (

Test register. Should never be written or read under normal operation.

SB Pro; AdLib Registers

The AD1817A contains sets of ISA Bus registers (ports) that correspond to those used by the SoundBlaster Pro audio card from Creative Labs and the AdLib audio card from AdLib Multimedia. Table IX lists the ISA Bus SoundBlaster Pro registers. Table X lists the ISA Bus AdLib registers. Because the AdLib registers are a subset of those in the SoundBlaster card, you can find complete information on using both of these registers in the *Developer Kit for SoundBlaster Series, 2nd ed. © 1993*, Creative Labs, Inc., 1901 McCarthy Blvd., Milpitas, CA 95035.

Table VIII. SoundBlaster Pro ISA Bus Registers

Register Name	ISA Bus Address				
Music0: Address (w), Status (r)	0x(SB Base) Relocatable in range 0x010 – 0x3F0				
Music0: Data (w)	0x(SB Base+1)				
Music1: Address (w)	0x(SB Base+2)				
Music1: Data (w)	0x(SB Base+3)				
Mixer Address (w)	0x(SB Base+4)				
Mixer Data (w)	0x(SB Base+5)				
Reset (w)	0x(SB Base+6)				
Music0: Address (w)	0x(SB Base+8)				
Music0: Data (w)	0x(SB Base+9)				
Input Data (r)	0x(SB Base+A)				
Status (r), Output Data (w)	0x(SB Base+C)				
Status (r)	0x(SB Base+E)				

Table IX. AdLib ISA Bus Registers

Register Name	ISA Bus Address
Music0: Address (w), Status (r) Music0: Data (w) Music1: Address (w) Music1: Data (w)	0x(AdLib Base) Relocatable in range 0x008 - 0x3F8 0x(AdLib Base+1) 0x(AdLib Base+2) 0x(AdLib Base+3)

-32- REV. 0

MIDI and MPU-401 Registers

The AD1817A contains a set of ISA Bus registers (ports) that correspond to those used by the ISA bus MIDI audio interface cards. Table XI lists the ISA Bus MIDI registers. These registers support commands and data transfers described in *MIDI 1.0 Detailed Specification and Standard MIDI Files 1.0,* © 1994, MIDI Manufacturers Association, PO Box 3173 La Habra, CA 90632-3173.

Table X. MIDI ISA Bus Registers

Register Name	Address
MIDI Data (r/w) MIDI Status (r), Command (w)	0x(MIDI Base) Relocatable in range 0x008 to 0x3F8 0x(MIDI Base+1)

0x(MIDI Base+1)

BIT	7	6	5	4	3	2	1	0
STATE	1	0	0	0	0	0	0	0
NAME	DRR	DSR		-	RESEI	RVED		_

DSR (R) Data Send Ready. When read, this bit indicates that you can (0) or cannot (1) write to the

MIDI Data register. (Full = 1, Empty = 0)

DRR (R) Data Receive Ready. When read, this bit indicates that you can (0) or cannot (1) read from the

MIDI Data register. (Unreadable = 1, Readable = 0)

CMD [7:0] (W) MIDI Command. Write MPU-401 commands to bits [7:0] of this register.

NOTES

The AD1817A supports *only* the MIDI 0xFF (reset) and 0x3F (pass-through mode) commands. The controller powers setup for intelligent MIDI mode, but must be put in pass-through mode. To start MIDI operations, send a reset command (0xFF) and then send a pass-through mode command (0x3F). The MIDI data register contains an acknowledge byte (0xFE) after each command transfer.

All commands return an ACK byte in "smart" mode.

Status commands (0xAx) return ACK and a data byte; all other commands return ACK.

All commands except reset (0xFF) are ignored in UART mode. No ACK bytes are returned.

Game Port Registers

The AD1817A contains a Game Port ISA Bus Register that corresponds to the game port described in the PnP specification.

Table XI. Game Port ISA Bus Registers

Register Name	Address
Game Port I/O	0x(Game Port Base+0 to Game Port Base+7 Relocatable in the range 0x100 to 0x3F8

REV. 0 -33-

[&]quot;Smart" mode data transfers are not supported.

APPENDIX A

PLUG AND PLAY INTERNAL ROM Vendor ID: ADS7181 Serial Number: FFFFFFF Checksum: 2F PNP Version: 1.0, vendor version: 20 ASCII string: "Analog Devices AD1817A" Logical Device ID: ADS7180 not a boot device, implements PNP register(s) 31 Start dependent function, best config IRQ: channel(s) 5 7 type(s) active-high, edge-triggered DMA: channel(s) 1 Type F, count-by-byte, nonbus-mastering, 8-bit only DMA: channel(s) 0 1 3 Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10 I/O: 16-bit decode, range [0388,0388] mod 08, length 04 I/O: 16-bit decode, range [0500,0560] mod 10, length 10 Start dependent function, acceptable config IRQ: channel(s) 5 7 10 type(s) active-high, edge-triggered DMA: channel(s) 0 1 3 Type F, count-by-byte, nonbus-mastering, 8-bit only DMA: channel(s) 0 1 3 Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,0240] mod 20, length 10 I/O: 16-bit decode, range [0388,0388] mod 08, length 04 I/O: 16-bit decode, range [0500,0560] mod 10, length 10 Start dependent function, acceptable config IRQ: channel(s) 5 7 9 10 11 15 type(s) active-high, edge-triggered DMA: channel(s) 0 1 3

Type F, count-by-byte, nonbus-mastering, 8-bit only

Type F, count-by-byte, nonbus-mastering, 8-bit only I/O: 16-bit decode, range [0220,02E0] mod 20, length 10 I/O: 16-bit decode, range [0388,03B8] mod 08, length 04 I/O: 16-bit decode, range [0500,0560] mod 10, length 10

DMA: channel(s) 0 1 3

Start dependent function, suboptimal config IRQ: channel(s) 5 7 9 10 11 15 type(s) active-high, edge-triggered DMA: channel(s) 0 1 3 Type F, count-by-byte, nonbus-mastering, 8-bit only DMA: NULL I/O: 16-bit decode, range [0220,02E0] mod 20, length 10 I/O: 16-bit decode, range [0388,03B8] mod 08, length 04 I/O: 16-bit decode, range [0500,0560] mod 10, length 10 End all dependent functions Logical Device ID: ADS7181 not a boot device, implements PNP register(s) 31 Compatible Device ID: PNPB006 Start dependent function, best config IRQ: channel(s) 5 7 9 11 type(s) active-high, edge-triggered I/O: 16-bit decode, range [0300,0330] mod 30, length 02 Start dependent function, acceptable config IRQ: channel(s) 5 7 9 10 11 15 type(s) active-high, edge-triggered I/O: 16-bit decode, range [0300,0420] mod 30, length 02 End all dependent functions Logical Device ID: ADS7182 not a boot device, implements PNP register(s) 31 Compatible Device ID: PNPB02F Start dependent function, best config I/O: 16-bit decode, range [0200,0200] mod 08, length 08 Start dependent function, acceptable config I/O: 16-bit decode, range [0200,0208] mod 08, length 08 End all dependent functions End:

-34- REV. 0

PLUG AND PLAY KEY AND "ALTERNATE KEY" SEQUENCES

One additional feature of the AD1817A is an alternate programming method used, for example, if a BIOS wants to assume control of the AD1817A and present DEVNODES to the OS (rather than having the device participate in Plug and Play enumeration). The following technique may be used.

Instead of the normal 32 byte Plug and Play key sequence, an alternate 126 byte key is used. After the 126 byte key, the AD1817A device will transition to the Plug and Play "config" state. It can then be programmed as usual using the standard Plug and Play ports. After programming, the AD1817A should be sent to the Plug and Play "WFK" (wait for key) state. Once the AD1817A has seen the alternate key, it will no longer parse for the Plug and Play key (and therefore never participate in Plug and Play enumeration). It can be reprogrammed by reissuing the alternate key again.

Both the Plug and Play key and the alternate key are sequences of writes to the Plug and Play address register, 0x279. Below are the ISA data values of both keys.

This is the standard Plug and Play sequence:

			0	J 1											
6a	b5	da	ed	f6	fb	7d	be	df	6f	37	1b	0d	86	c3	61
b0	58	2c	16	8b	45	a2	d1	e8	74	3a	9d	ce	e7	73	39
This i	s the lor	nger, 126	-byte alt	ternate k	ey. It is g	generated	d by the	function	:						
				(f[n] >>											
01	40	20	10	08	04	02	41	60	30	18	0c	06	43	21	50
28	14	0a	45	62	71	78	3c	1e	4f	27	13	09	44	22	51
68	34	1a	4d	66	73	39	5c	2e	57	2b	15	4a	65	72	79
7c	3e	5f	2f	17	0b	05	42	61	70	38	1c	0e	47	23	11
48	24	12	49	64	32	59	6c	36	5b	2d	56	6b	35	5a	6d
76	7b	3d	5e	6f	37	1b	0d	46	63	31	58	2c	16	4b	25
52	69	74	3a	5d	6e	77	3b	1d	4e	67	33	19	4c	26	53
29	54	2a	55	6a	75	7a	7d	7e	7f	3f	1f	0f	07		
				PF	E	C	H		A						

REV. 0 –35–

USING AN EEPROM WITH THE AD1817A

The AD1817A supports an optional Plug and Play resource ROM. If present, the ROM must be a two-wire serial device (e.g., Xicor X24C02) and the clock and data lines should be wired to EE_CLK and EE_DATA pins; pull-up resistors are required on both signals. The EEPROM's A2 and A1 pins (also A0 for 256-byte EEPROMs) must all be tied to ground. The write control pin (WC*) must be tied to power if you wish to program the EEPROM in place; otherwise, we recommend tying it to ground to prevent accidental writes.

The EEPROM interface logic examines the state of the EE_CLK pin shortly after RESET is deasserted and whenever the Plug and Play reset register (02h) is written with a value X such that ((X & 4) \neq 0). If EE_CLK is pulled high, the EEPROM logic attempts to read the first ROM byte (page 0, byte 0). If EE_CLK is tied low, the internal ROM is used; in this case EE_DATA is used to set the state of VOL_EN, and should also be tied high or low. EE_CLK is not used as an input at any other time.

The initial part of the ROM is not part of the Plug and Play resource data. It consists of a number of flags that enable optional functionality. The number of flag bytes and the purpose of each bit depend on whether an AD1817 or an AD1817A is being used.

AD1817A FLAG BYTES

The AD1817A has four flag bytes that are used as shown below:

(*) AD1817-compatible setting.

Byte 0

_	7	6	5	4	3	2	1	0	
	1	0	0	XTRA_HV	RES	SUPER_EN	XTRA_EN	MODEM_EN	

MODEM_EN Program to one to enable the modem logical device. This logical device has an I/O range and an IRQ. The I/O range has the following requirements:

- Length of 8 bytes
- Alignment of 8 bytes
- 16-bit address decode

Program to zero to enable I²S Port 1 (SUPER_EN and IRQ_EN must also be zero).

XTRA_EN

Program to one to enable the XTRA logical device. This logical device has an I/O range, an optional IRQ, and an optional DMA. The I/O range has the following requirements:

- Length of 1 to 16 bytes, selectable by XTRASZ0[3:0]
- Alignment of 1 to 16 bytes, matches length
- 16-bit address decode

A second I/O range is available, (see XTRA_CS). Program to zero to enable the DSP serial port (XTRA_HV must also be zero).

SUPER_EN

Program to one to merge the XTRA and modem logical devices. If this bit is set to one, XTRA_EN and IRQ_EN must be set to one and MODEM_EN must be set to zero. The combined device has up to two I/O ranges, two IRQs and one DMA. The two I/O ranges are both taken from the XTRA device; the modem I/O range is disabled. The first IRQ is the XTRA device IRQ, the second is the modem IRQ. Program to zero to separate the modem and XTRA devices. (*)

XTRA_HV

Program to one to enable hardware volume inputs on the DSP serial port pins. Only disables DSP port if I^2S0 is set to one. Program to zero to enable the XTRA device DMA or the DSP serial port.

The three MSBs in the first byte of the AD1817A EEPROM are used to verify that the EEPROM data is valid. The bits are compared to the values shown; if a mismatch is found, the EEPROM will be disabled until it is rewritten. The internal ROM will be used to perform PnP enumeration, and the MODEM and XTRA logical devices will not be available. Hardware volume will be enabled on the $\rm I^2SO$ port.

Byte 1

7	6	5	4	3	2	1	0
1	0	0	0	0	RSTB_EN	IRQSEL3_9	IRQSEL12_13

IRQSEL12_13 Program to one to enable IRQ 13.

Program to zero to enable IRQ 12.

IRQ EN must be one and MODEM EN must be zero, or this bit has no effect.

-36- REV. 0

IRQSEL3_9 Program to one to enable IRQ 9.

Program to zero to enable IRQ 3. (*)

MODEM_EN or IRQ_EN must be one, or this bit has no effect.

RSTB_EN Program to one to enable an active-low RESET output.

Program to zero to enable XCTRL0. (*)

Byte 2 7

IRQSEL4_9_11 IRQSEL9_14 IRQSEL11_15 IRQSEL4_10 XTRASZ0[3:0]

XTRASZ0[3:0] Sets the XTRA device I/O range 0 length. These bits are ANDed with the four LSBs of the address comparator result when generating LD_SEL. The XTRASZ0 bits set the length of one for the XTRA device I/O ranges as follows:

XTRASZ0	I/O Range Length
0000	16
1000	8
1100	4
1110	2
1111	1

All other combinations cause aliasing, and should be avoided.

IRQSEL4_10 Program to one to enable IRQ 10. (*, if MODEM_EN is zero)

Program to zero to enable IRQ 4. (*, if MODEM_EN is one)

IRQSEL11_15 Program to one to enable IRQ 15. (*)

Program to zero to enable IRQ 11.

IRQSEL9_14 Program to one to enable IRQ 14.

Program to zero to enable IRQ 9. (*)

IRQSEL4_9_11 Program to one to enable IRQ 11. (*)

Program to zero to enable IRQ 4 (if MODEM_EN is one) or IRQ 9 (if MODEM_EN is zero).

Byte 3

7	6	5	4	3	2	1	0
	XTRAS	Z1[3:0]		XTRA_CS	IRQ_EN	MIRQINV	XIRQINV

XIRQINV Program to one to make LD_IRQ active-low.

Program to zero to make LD_IRQ active-high. (*)

MIRQINV Program to one to make MDM_IRQ active-low.

Program to zero to make MDM_IRQ active-high. (*)

IRQ_EN Program to one to enable additional IRQ channels. If MODEM_EN is zero, then two IRQs are added;

if MODEM EN is one, this bit is ignored. Program to zero to enable I²S port 1 (SUPER EN and

MODEM EN must also be zero).

XTRA_CS Program to one to enable a second I/O range for the XTRA or SUPER logical devices. It is identical to

the first I/O range, except its size is controlled by XTRASZ1[3:0]. Program to zero to enable the XCTR1/

RING_IN pin. (*) Always considered to be zero if XTRA_EN is zero.

XTRASZ1[3:0] Sets the XTRA device I/O range one length. These bits are ANDed with the four LSBs of the address comparator result when generating LD_SEL1. The XTRASZ1 bits set the length of one for the XTRA device I/O ranges as follows:

XTRASZ1	I/O Range Length
0000	16
1000	8
1100	4
1110	2
1111	1

All other combinations cause aliasing, and should be avoided.

REV. 0

USING THE AD1817A WITHOUT AN EEPROM

If the EEPROM is absent (EE_CLK pin = GND), then the flags are set as shown below:

MODEM_EN = XTRA_EN = SUPER_EN = XTRA_HV = RSTB_EN = IRQ_EN = 0

 $IRQSEL9_14 = MIRQINV = XIRQINV = 0$

 $IRQSEL4_10 = IRQSEL11_15 = IRQSEL4_9_11 = 1$

 $I^2S0_HV = EE_DATA pin$

PIN MUXING IN THE AD1817A

Some AD1817A options are mutually exclusive because there are a limited number of pins on the device to support them all. The tables below map functions to pin, and show how the flags must be set to assign functions to pins. For each pin, the first function listed is the default; that function is used if the EEPROM is absent or invalid.

Table XII. AD1817A Pin Muxing

PQFP	Pin Function	I/O	Flags Required
1	VOL_UP	I	I2S0_HV
2	$\overline{\text{VOL}_{DN}}$	I	I2SO_HV
3	GND	I	I2S0_HV
68	XCTL0/PCLKO PNPRST	0 0	!RSTB_EN RSTB_EN
69	XCTL1/RING LED_SEL1	O(1) O	!XTRA_EN + !XTRA_CS RSTB_EN
75	IRQ(15) IRQ(11)	O (2) O (2)	IRQSEL15_11 !IRQSEL15_11
76	IRQ(11) IRQ(9) IRQ(4)	O (2) O (2) O (2)	IRQSEL4_9_11 !IRQSEL4_9_11* !MODEM_EN !IRQSEL4_9_11* MODEM_EN
77 78	IRQ(10) IRQ(4) IRQ(9)	O (2) O (2) O (2)	IRQSEL4_10 !IRQSEL4_10 !IRQSEL9_14
81	IRQ(14) IRQ(3)	O (2) O (2)	IRQSEL9_14 (MODEM_EN * SUPER_EN * IRQ_EN) * !IRQSEL3_9
82	IRQ(9) MDM_IRQ	O (2) I	(MODEM_EN * SUPER_EN * IRQ_EN) * IRQSEL3_9 MODEM_EN
83	MDM_SEL IRQ(12)	O O (2)	MODEM_EN * !SUPER_EN (!MODEM_EN + SUPER_EN) * IRQ_EN * !IRQSEL12_13
	IRQ(13)	O (2)	(!MODEM_EN + SUPER_EN) * IRQ_EN * IRQSEL12_13
97	LD_SEL No Connect	0	XTRA_EN !XTRA_EN * XTRA_HV
98	96	LD_DRQ VOL_UP	I XTRA_EN * !XTRA_HV I XTRA_HV

-38- REV. 0

PQFP	Pin Function	I/O	Flags Required
99	LD_DACK VOL_DN GND	O (3) I I	XTRA_EN * !XTRA_HV (XTRA_EN + XTRA_CS) * XTRA_HV !XTRA_EN * XTRA_HV * !XTRA_CS
100	LD_IRQ VOL_DN GND	I I	XTRA_EN !XTRA_EN * XTRA_HV * !XTRA_CS !XTRA_EN * XTRA_HV * XTRA_CS

Table XII. AD1817A Pin Muxing (Continued)

- (1) Open-drain driver with internal weak pull-up.
- (2) PC_IRQ pins are three-stated if not assigned to a logical device.
- (3) A pull-up or pull-down resistor may be required if EEPROM is used, because this pin is three-stated while EEPROM is read.

NOTE

The direction of some pins (input vs. output) depends on the flags. In order to prevent conflicts on pins that may be both inputs and outputs, the AD1817 and AD1817A disable the output drivers for those pins while the flags are being read from the EEPROM, and keeps them disabled if the EEPROM data is invalid.

PROGRAMMING EXTERNAL EEPROMS

The PnP EEPROM can be written only in the "Alternate Key State"; this prevents accidental EEPROM erasure when using standard PnP setup. The procedure for writing an EEPROM is:

- 1) Enter PnP configuration state and fully reset the part by writing 0x07 to PnP register 0x02. This step can be eliminated if the part has not been accessed since power-up, a previous full PnP reset or assertion of the ISA bus RESET signal.
- 2) Send the alternate initiation key to the PnP address port. EEPROM writes are disabled if the standard PnP key is used.
- 3) Enter isolation state and write a CSN to enter configuration state. Do not perform any isolation reads.
- 4) Poll PnP register 0x05 until it equals 0x01 and wait at least 336 microseconds (ensures that EEPROM is idle).
- 5) Write the second byte of your serial identifier to PnP register 0x20.
- 6) Read PnP register 0x04.
- 7) Wait for at least 464 microseconds, plus the EEPROM's write cycle time (up to 10 ms for a Xicor X24C02).
- 8) Repeat Steps 4 through 7 for each byte in your PnP ROM, starting with the third byte of the serial identifier and ending with the final checksum byte. You must then continue to write filler bytes until 512 bytes, minus one more than the number of flag bytes, have been written. Finally, write the flag byte(s) (described above) and the first byte of the serial identifier.
- 9) Fully reset the part by writing 0x07 to PnP register 0x02.

The AD1817 or AD1817A will now act according to the contents of the EEPROM.

NOTES

Programming will not work if more than one part uses the same alternate initiation key in the system. Parts that use this alternate initiation key are the AD1815, AD1817, and AD1817A.

If a 256-byte EEPROM is used, it is not necessary to wait 10 ms after writing bytes 255 to 511, because the EEPROM will ignore them anyway.

You can skip over bytes that you don't care to write by just performing a ROM read instead of a ROM write followed by a ROM read.

REFERENCE DESIGNS AND DEVICE DRIVERS

Reference designs and device drivers for the AD1817A are available via the Analog Devices Home Page on the World Wide Web at http://www.analog.com. Reference designs may also be obtained by contacting your local Analog Devices Sales representative or authorized distributor.

A typical application circuit is shown in Figure 8.

REV. 0 -39-




Figure 8. Typical Application Circuit




Figure 9. AD1817A Frequency Response Plots (Full-Scale Line-Level Input, 0 dB Gain). The Plots Do Not Reflect the Additional Benefits of the AD1815 Analog Filters. Out-of-Band Images Will Be Attenuated by an Additional 31.4 dB at 100 kHz.

REV. 0 -41-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

100-Lead Plastic Quad Flatpack (S-100)

