## ANALOG DEVICES

## 12-Bit Successive Approximation High Accuracy A/D Converters

FEATURES
True 12-Bit Operation: $\pm 1 / 2$ LSB max Nonlinearity
Totally Adjustment-Free
Guaranteed No Missing Codes Over the Specified

## Temperature Rang

Hermetically-Sealed Package
Standard Temperature Range: $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Serial and Parallel Outputs
Monolithic DAC with Scaling Resistors for Stability
Low Chip Count for High Reliability
Industry Standard Pin Out
Small 24-Pin DIP

## GENERAL DESCRIPTION

The AD52XX series devices are 12-bit successive approximation analog-to-digital converters. The hybrid design utilizes MSI digital, linear monolithic chips and active laser trimming of high-stability thin-film resistors to provide a totally adjustment free converter-no potentiometers are required for calibration.

The innovative design of the AD52XX series devices incorporates a monolithic 12-bit feedback DAC for reduced chip count and higher reliability. The exceptional temperature coefficients of the monolithic DAC guarantees $\pm 1 / 2$ LSB linearity over the entire operating temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for the BD grade and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the TD grade.
The AD5 2 XX series converters are available in 2 input voltage ranges: $\pm 5 \mathrm{~V}$ (AD5 $21 \mathrm{X} 1 / \mathrm{AD} 52 \mathrm{X} 4$ ) and $\pm 10 \mathrm{~V}$ (AD52X2/ AD52X5). The converters are available either complete with an internal buried zener reference or with the option of an external reference for improved absolute accuracy.

The AD52XX series converters are available in two performance grades; the " B " is specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and the " T " is specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All units are available in a 24 -pin hermetically sealed ceramic DIP.

## PRODUCT HIGHLIGHT

1. The AD52XX series devices are laser trimmed at the factory o provide a totally adjustment free converter-no potent ometers are required for 12 -bit performance.
2. A monolithic 12 -bit feedback DAC is used for reduced chip count and higher reliability.
3. The AD52XX series directly replaces other devices of this type with significant increases in performance.
4. The devices offer true 12-bit accuracy and exhibits no missing codes over the entire operating temperature range.
5. The fast conversion rate of the AD5210 series makes it an excellent choice for applications requiring high system throughput rates.

## SPECIFICATIONS <br> (typical @ $+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ and +5 V unless otherwise noted)

| INPUT INPUT <br> RANGE IMPEDANCE | INPUT <br> IMPEDANCE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| -5 V to $+5 \mathrm{~V} \quad 5.0 \mathrm{k} \Omega$ | AD52X1B | AD52X1T | AD52X4B | AD52X4T |
| -10 V to $+10 \mathrm{~V} \quad 10.0 \mathrm{k} \Omega$ | AD52X2B | AD52X2T | AD52X5B | AD52X5T |
| REFERENCE | Internal | * | External -10.000V | *** |
| RESOLUTION | 12 Bits | * | * | * |
| LINEARITY ERROR, MAX | $\pm 1 / 2 \mathrm{LSB}$ | * | * | * |
| No Missing Codes $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | Guaranteed | * | * | * |
| ZERO ERROR, MAX | $\pm 1 \mathrm{LSB}$ | * | * | * |
| ZERO ERROR, MAX |  |  |  |  |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 2 \mathrm{LSB}$ | * | * | * |
| ABSOLUTE ACCURACY, MAX | $\pm 2 \mathrm{LSB}$ | * | * | * |
| ABSOLUTE ACCURACY, MAX |  |  |  |  |
| CONVERSION TIME, MAX |  |  |  |  |
| Clock $=1 \mathrm{MHz}$ (5210 Series) | $13 \mu \mathrm{~s}$ | * | * | * |
| Clock $=260 \mathrm{kHz}$ ( 5200 Series) | $50 \mu \mathrm{~s}$ | * | * | * |
| LOGIC RATINGS |  |  |  |  |
| Input Logic Commands |  |  |  |  |
| Logic "0" | 0.8 V max | * | * | * |
| Logic " 1 " | +2.0 V min | * | * | * |
| Loading | 0.5TTL Load | * | * | * |
| CLOCK INPUT PULSE WIDTH | 100 ns min | * | * | * |
| OUTPUT LOGIC |  |  |  |  |
| Logic " 0 " | 0.4V max | * | * | * |
| Logic " 1 " | $3.6 \mathrm{~V}(2.4 \mathrm{~min})$ | * | * | * |
| FANOUT - HIGH | 8TTL Loads | * | * | * |
| FANOUT - LOW | 2TTL Loads | * | * | * |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| $V_{\text {LOGIC }}$ | + $5 \mathrm{~V} \pm 10 \%$ | * | * | * |
| $\mathrm{V}_{\mathrm{CC}}$ | $+15 \mathrm{~V} \pm 10 \%$ | * | * | * |
| $\mathrm{V}_{\text {DD }}$ | $-15 \mathrm{~V} \pm 10 \%$ | * | * | * |
| OPERATING CURRENT |  |  |  |  |
| $V_{\text {LOGIC }}$ | $25 \mathrm{~mA}(68 \mathrm{~mA} \max )$ | * | * | * |
| $\mathrm{v}_{\mathrm{CC}}$ | $10 \mathrm{~mA}(35 \mathrm{~mA} \max )$ | * |  | * |
| $V_{D D}$ | $20 \mathrm{~mA}(28 \mathrm{~mA}$ max) | * |  | * |
| $V_{\text {REF }}$ |  |  | 0.5 mA | *** |
| POWER SUPPLY REJECTION |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ |  |  |  | * |
| $\mathrm{V}_{\mathrm{DD}}$ | $\pm 0.005 \% / \% \max$ |  | , | * |
| POWER CONSUMPTION | $575 \mathrm{~mW}(1000 \mathrm{~mW}$ max) | * | $575 \mathrm{~mW}(1000 \mathrm{~mW}$ | ) *** |
| OPERATING TEMPERATURE RANGE | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | * | ** |
| NOTES |  |  |  |  |
| *Same specifications as AD52X1/X2B. <br> **Same specifications as AD52X1/X2T. <br> ***Same specifications as AD52X4/X5B. |  |  |  |  |
| ${ }^{1}$ Other input ranges are available, consult ${ }^{2}$ FSR is Full Scale Range and is equal to Specifications subject to change without | ctory. <br> peak to peak input signal. tice. |  |  |  |



AD52XX SERIES ORDERING GUIDE

| Model | Linearity | Absolute <br> Accuracy | Temperature <br> Range | Conversion <br> Time | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD521** BD | $1 / 2 \mathrm{LSB}$ | 2 LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $13 \mu \mathrm{~s}$ | DH-24C |
| AD521 $1^{* *} \mathrm{TD}$ | $1 / 2 \mathrm{LSB}$ | 2 LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $13 \mu \mathrm{~s}$ | DH-24C |
| AD520** BD | $1 / 2 \mathrm{LSB}$ | 2 LSB | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $50 \mu \mathrm{~s}$ | DH-24C |
| AD520 $0^{* *} \mathrm{TD}$ | $1 / 2 \mathrm{LSB}$ | 2 LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $50 \mu \mathrm{~s}$ | DH-24C |

**Insert number according to desired input voltage range as shown in Table II.

## THEORY OF OPERATION

On receipt of a CONVERT START command, the AD52XX converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: the 12-bit successive-approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

## TIMING

The timing diagram is shown in Figure 3. A conversion is initiated by holding the start convert low during a rising edge of the clock. The start convert transition must occur at a minimum of 25 ns prior to the clock transition. The end of conversion (E.O.C.) signal will be set simultaneously with the initia-
tion of conversion. The actual conversion will not start until the first rising edge of the clock after the start convert is again set high. At time $t_{0}, B_{1}$ is reset and $B_{2}-B_{12}$ are set unconditionally. At $t_{1}$ the Bit 1 decision is made and Bit 2 is unconditionally reset. At $t_{2}$, the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at $\mathrm{t}_{12}$. The STATUS flag is reset at time $t_{12}$ indicating that the conversion is complete and that the parallel output data is valid.

Corresponding serial and parallel data bits become valid on the same positive-going clock edge. Serial data does not change and is guaranteed valid on negative-going clock edges, however; serial data can be transferred quite simply by clocking it into a receiving shift register on these edges (see Figure 3). An external clock of 1 MHz (AD5210) will yield $13 \mu$ s conversion time. An external clock of 260 kHz (AD5200) will yield $50 \mu \mathrm{~s}$ conversion time.


Figure 3. Timing Diagram

The analog continuum is partitioned into $2^{12}$ discrete ranges for 12 -bit conversion. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1 / 2 \mathrm{LSB}$, associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with $A / D$ converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of a monolithic DAC that includes the scaling network. The initial gain and offset errors have been
internally trimmed to provide an absolute accuracy of $\pm 0.05 \%$. Linearity error is defined as the deviation from a true straight line transfer characteristic from a zero analog input which calls for a zero digital output to a point which is defined as full scale. The linearity error is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 4).
Monotonic behavior requires that the differential linearity error be less than 1 LSB , however a monotonic converter can have missing codes; the AD52XX is specified as having no missing codes over the entire temperature range as specified on the data page.

There are three types of drift error over temperature: offset gain and linearity. Offset drift causes a shift of the transfer characteristic left or right over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero or minus full scale point. The worst case accuracy drift is the summation of all three drift crrors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as:

$$
\begin{aligned}
& \mathrm{RSS}=\sqrt{\epsilon_{\mathrm{G}}{ }^{2}+\epsilon_{\mathrm{O}}{ }^{2}+\epsilon_{\mathrm{L}}{ }^{2}} \\
\epsilon_{\mathrm{G}} & =\text { Gain Drift Error }\left(\mathrm{ppm} / /^{\circ} \mathrm{C}\right) \\
\epsilon_{\mathrm{O}} & =\text { Offset Drift Error }\left(\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}\right) \\
\epsilon_{\mathrm{L}} & =\text { Linearity Error }\left(\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}\right)
\end{aligned}
$$



Figure 4. Transfer Characteristics for an Ideal Bipolar A/D

## GROUNDING

Many data-acquisition components have two or more ground pins which are not connected together within the device. These "grounds" are usually referred to as the Digital Ground and Analog Ground (Analog Power Return). These grounds must be tied together at one point, usually at the system powersupply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD52XX. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.


Each of the AD52XX's supply terminals should be capacitively decoupled as close to the AD5 2XX as possible. A large value capacitor such as $1 \mu \mathrm{~F}$ in parallel with $0.01 \mu \mathrm{~F}$ capacitor is usually sufficient. Analog supplies are bypassed to the Analog Ground pin and the logic supply is bypassed to the Digital Ground pin.


Figure 6. Power Supply Decoupling

## SAMPLED DATA SYSTEMS

The conversion speed of the AD52XX allows accurate digitization of high frequency signals and high throughput rates in multichannel data acquisition systems. To make the AD52XX capable of full benefit from this high speed, a fast sample-hold amplifier such as the AD346 or ADSHC-85 is required. Figures 7 and 8 show the use of an AD346 and ADSHC-85 as sample and holds in combination with the AD52XX.


Figure 7. $66.6 \mathrm{kHz}-12 \mathrm{Bit}, \mathrm{A} / \mathrm{D}$ Conversion System


Figure 8. $18.3 \mathrm{kHz}-12-$ Bit, A/D Conversion System
In sampled data systems there are two limiting factors in digitizing high frequency signals. The maximum value of input signal frequency that can be acquired and digitized using a sample and hold amplifier and A/D converter combination is influenced by the bandwidth of the SHA, but it is also dictated by:
A. The aperture uncertainty (jitter) of the sample and hold amplifier.
B. The desired accuracy and corresponding resolution of the converter.
The resolution of an AD5 210 is 1 part in 4096 to a tolerance of $0.012 \%$ of the full scale range, the maximum value of inpu signal frequency which can be digitized is determined by:
$\mathrm{F}_{\mathrm{MAX}} /=\frac{2^{-\mathrm{N}}}{(2 \pi)(\text { Aperture Uncertainty })}$
$\mathrm{F}_{\mathrm{MAX}} / \mathrm{AD} 346=\frac{1}{(2 \pi)(4096)\left(4 \times 10^{-10}\right)}=97.1 \mathrm{kHz}$
$\mathrm{F}_{\mathrm{MAX}} / \mathrm{ADSHC}-85=\frac{1}{(2 \pi)(4096)\left(5 \times 10^{-10}\right)}=77.7 \mathrm{kHz}$
The maximum throughput rate for each of these combinations is again different. The maximum throughput rate is the sum of the sample and hold acquisition time and A/D conversion time as shown in Figure 9.

E. o.c. Connected to sample and hold mode control

Figure 9. START/E.O.C. Timing for Sampled Data System
When using an AD346 with an AD5212 the throughput rate is, $2.0 \mu \mathrm{~s}$ acquisition time plus $13 \mu$ s conversion time, 66.6 kHz . The ADSHC-85 used in combination with an AD 5202 is, $4.5 \mu \mathrm{~s}$ acquisition time plus $50 \mu \mathrm{~s}$ conversion time, 18.3 kHz . To meet the requirements of the Nyquist sampling criteria, the AD346 and AD5210 combination can be used for input frequencies from dc through 33.3 kHz ; the ADSHC85 and AD5 210 combination for inputs from dc through 9.2 kHz . Input frequencies higher than these (up to the maximum frequency) would result in "under-sampling" of the input signal. Signals up to the maximum frequency could be processed if their bandwidth is less than one-half the sample frequency.
A fast ( 32 kHz ) 12-bit DAS can be configured using the AD362 and the AD521X. The AD362 contains two 8-channel multiplexers, a differential amplifier, a sample-and-hold with highspeed output amplifier, a channel address latch and control logic. The multiplexers may be connected to the differential amplifier in either an 8 -channel differential or 16 -channel single-ended configuration. A feature of the AD362 is an
internal user-controllable analog switch that connects the multiplexers in either a single-ended or differential mode. This allows a single device to perform in either mode without hard wire programming and permits a mixture of single-ended and differential sources to be interfaced by dynamically switching the input mode control.


Figure 10. High Speed 12-Bit DAS
CONVERT START USING A POSITIVE EDGE
In some systems it may be inconvenient to generate a negative going start convert pulse of the proper width. The circuit of Figure 11 can be used to start a conversion on the AD521X series of $A / D s$ with a positive going edge. To perform a conversion both the convert start signal and the E.O.C. must be low. The output of the inverter and nand gate will then be in the high state. The converter will reset on the next rising clock edge. Resetting brings the E.O.C. to a high state; the inverter goes low; the convert start is still high so the output of the nand gate goes high allowing the conversion to continue immediately. The convert start line has only to be brought back down before the conversion is complete.


Figure 11. Convert Start Using a Positive Edge

| Input Range | Speed | Internal <br> Reference | External <br> Reference |
| :--- | :--- | :--- | :--- |
| -5 V to +5 V | $50 \mu \mathrm{~s}$ | AD5201 | AD5204 |
|  | $13 \mu \mathrm{~s}$ | AD5211 | AD5214 |
| -10 V to +10 V | $50 \mu \mathrm{~s}$ | AD5202 | AD5205 |
|  | $13 \mu \mathrm{~s}$ | AD5212 | AD5215 |

i.e., - the $13 \mu \mathrm{~s}$ conversion time, $\pm 10 \mathrm{~V}$ input, external reference, extended temperature unit is the AD5215TD.

Table $1 /$.

