## Preliminary Technical Data

FEATURES
+2.5 V to +5.5 V Supply Operation
Fast Parallel Interface (10ns WR cycle)
10MHz Multiplying Bandwidth $\pm 10 \mathrm{~V}$ Reference Input
Extended Temperature Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
20-Lead TSSOP and Chip Scale ( $4 \times 4 \mathrm{~mm}$ ) Packages
8, 10 and 12 Bit Current Output DACs
Pin compatible 8, 10 \& 12 Bit DACs in Chip Scale Guaranteed Monotonic
Four Quadrant Multiplication
Power On Reset with Brown out detect
Readback Function
$0.4 \mu \mathrm{~A}$ typical Power Consumption

## APPLICATIONS

Portable Battery Powered Applications
Waveform Generators
Analog Processing
Instrumentation Applications
Programmable Amplifiers and Attenuators
Digitally-Controlled Calibration
Programmable Filters and Oscillators
Composite Video
Ultrasound
Gain, offset and Voltage Trimming

## GENERAL DESCRIPTION

The AD5424/AD5433/AD5445 are CMOS 8, 10 and 12-bit current output digital-to-analog converters (DACs) respectively.

These devices operate from a +2.5 V to 5.5 V power supply, making them suited to battery powered applications and many other applications.
These DACs utilize Data readback allowing the user to read the contents of the DAC register via the DB pins. On power-up, the internal register and latches are filled with zeros and the DAC outputs are at zero scale.
As a result of manufacture on a CMOS sub micron process, they offer excellent four quadrant multiplication characteristics, with large signal multiplying bandwidths of up to 10 MHz .

[^0]REV. PrK June 2003

FUNCTIONAL BLOCK DIAGRAM


The applied external reference input voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) determines the full scale output current. An integrated feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) provides temperature tracking and full scale voltage output when combined with an external I-toV precision amplifier.
The AD5424 is available in small 20 lead CSP and 16 lead TSSOP packages, while the AD5433/AD5445 DACs are available in small 20-lead CSP and TSSOP packages.

## PRODUCT HIGHLIGHTS

1. 10 MHz Multiplying Bandwidth
2. $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Chip Scale Packages and small TSSOP packages.
3. Low Voltage, Low Power Current Output DACs.

## AD5424/AD5433/AD5445-SPECIFICATIONS ${ }^{1}$

$\left(\mathrm{V}_{D D}=2.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{I}_{\text {OUT }} 2=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted. DC performance measured with OP1171, AC performance with AD9631 unless otherwise noted.)

| Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> AD5424 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5433 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5445 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Gain Error <br> Gain Error Temp Coefficient ${ }^{2}$ <br> Output Leakage Current <br> Output Voltage Compliance Range |  | $\pm 5$ <br> TBD | 8 <br> $\pm 0.5$ <br> $\pm 1$ <br> 10 <br> $\pm 1$ <br> $\pm 1$ <br> 12 <br> $\pm 2$ <br> $\pm 1$ <br> $\pm 2$ <br> $\pm 10$ <br> $\pm 50$ | Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> mV <br> ppm FSR $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA <br> V | Guaranteed Monotonic <br> Guaranteed Monotonic <br> Guaranteed Monotonic $\begin{aligned} & \text { Data }=0000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\text {OUT } 1} \\ & \text { Data }=0000_{\mathrm{H}}, \mathrm{I}_{\text {OUT } 1} \end{aligned}$ |
| REFERENCE INPUT ${ }^{2}$ <br> Reference Input Range $\mathrm{V}_{\text {REF }}$ Input Resistance | 8 | $\begin{aligned} & \pm 10 \\ & 10 \end{aligned}$ | 12 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ | Input resistance TC $=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT ${ }^{2}$ <br> Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ Input Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ <br> Input Leakage Current, $\mathrm{I}_{\mathrm{IL}}$ <br> Input Capacitance <br> $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V <br> Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ | $1.7$ $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-1 \\ & \mathrm{~V}_{\mathrm{DD}}-0.5 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.7 \\ & 1 \\ & 10 \\ & 0.4 \\ & \\ & 0.4 \end{aligned}$ | V V V $\mu \mathrm{A}$ pF V V V V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \end{aligned}$ <br> $\mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A}$ <br> $\mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A}$ $\begin{aligned} & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Reference Multiplying BW <br> Output Voltage Settling Time AD5424 <br> AD5433 <br> AD5445 <br> Slew Rate <br> Digital to Analog Glitch Impulse Multiplying Feedthrough Error <br> Output Capacitance <br> Digital Feedthrough <br> Total Harmonic Distortion <br> Output Noise Spectral Density SFDR performance Intermodulation Distortion | $\begin{aligned} & 10 \\ & \mathrm{TBD} \end{aligned}$ | 30 <br> 35 <br> 40 <br> 100 <br> 3 <br> 5 <br> -85 <br> -85 <br> 25 <br> 72 <br> TBD | TBD <br> TBD <br> TBD <br> $-75$ <br> 2 <br> 4 | MHz <br> MHz <br> ns <br> ns <br> ns <br> V/ $\mu \mathrm{s}$ <br> nV-s <br> dB <br> pF <br> pF <br> nV-s <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> dB | $\mathrm{V}_{\text {REF }}=100 \mathrm{mV} \mathrm{rms}$, DAC loaded all 1 s <br> $\mathrm{V}_{\text {REF }}=6 \mathrm{~V} \mathrm{rms}, \mathrm{DAC}$ loaded all 1 s <br> Measured to $1 / 2$ LSB. $\mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=$ 15 pF . DAC latch alternately loaded with 0 s and 1 s . <br> 1 LSB change around Major Carry DAC latch loaded with all 0s. Reference = 10 kHz . <br> DAC Latches Loaded with all 0s <br> DAC Latches Loaded with all 1s <br> Feedthrough to DAC output with $\overline{\mathrm{CS}}$ high and Alternate Loading of all 0 s and all 1 s . <br> $\mathrm{V}_{\mathrm{REF}}=6 \mathrm{~V} \mathrm{rms}$, All 1s loaded, $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$, Sinewave generated from digital code. <br> (a) 1 kHz |
| POWER REQUIREMENTS <br> Power Supply Range $\mathrm{I}_{\mathrm{DD}}$ <br> Power Supply Sensitivity ${ }^{2}$ | 2.5 | 0.4 | $\begin{aligned} & 5.5 \\ & 10 \\ & 0.001 \end{aligned}$ | V $\mu \mathrm{A}$ \%/\% | $\begin{aligned} & \text { Logic Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ |

[^1]$\left(\mathrm{V}_{D D}=2.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2 \mathrm{~V}, \mathrm{I}_{\text {OUT }} 2=1 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted. DC performance measured with OP1177, AC performance with AD9631 unless otherwise noted.)

| Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> AD5424 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5433 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> AD5445 <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Gain Error <br> Gain Error Temp Coefficient ${ }^{2}$ <br> Output Leakage Current <br> Output Voltage Compliance Range |  | $\pm 5$ <br> TBD | 8 <br> $\pm 0.5$ <br> $\pm 1$ <br> 10 <br> $\pm 1$ <br> $\pm 1$ <br> 12 <br> $\pm 2$ <br> $\pm 1$ <br> $\pm 2$ <br> $\pm 10$ <br> $\pm 50$ | Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> Bits <br> LSB <br> LSB <br> mV <br> ppm FSR $/{ }^{\circ} \mathrm{C}$ <br> nA <br> nA <br> V | Guaranteed Monotonic <br> Guaranteed Monotonic <br> Guaranteed Monotonic $\begin{aligned} & \text { Data }=0000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OUT} 1} \\ & \text { Data }=0000_{\mathrm{H}}, \mathrm{I}_{\text {OUT } 1} \end{aligned}$ |
| REFERENCE INPUT ${ }^{2}$ Reference Input Range $\mathrm{V}_{\text {REF }}$ Input Resistance | 8 | $\begin{aligned} & \text { tbd } \\ & 10 \end{aligned}$ | 12 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \end{aligned}$ | Input resistance $\mathrm{TC}=-50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL INPUTS/OUTPUT ${ }^{2}$ <br> Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ Input Low Voltage, $\mathrm{V}_{\mathrm{IL}}$ <br> Input Leakage Current, $\mathrm{I}_{\text {IL }}$ <br> Input Capacitance <br> $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ | 1.7 $\mathrm{V}_{\mathrm{DD}}-1$ $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $\begin{aligned} & 0.8 \\ & 0.7 \\ & 1 \\ & 10 \\ & 0.4 \\ & \\ & 0.4 \end{aligned}$ | V <br> V <br> V <br> $\mu \mathrm{A}$ <br> pF <br> V <br> V <br> V <br> V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \text { to } 2.7 \mathrm{~V} \\ & \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ & \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SURCE }}=200 \mu \mathrm{~A} \end{aligned}$ |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Reference Multiplying BW <br> Output Voltage Settling Time AD5424 <br> AD5433 <br> AD5445 <br> Slew Rate <br> Digital to Analog Glitch Impulse Multiplying Feedthrough Error <br> Output Capacitance <br> Digital Feedthrough <br> Total Harmonic Distortion <br> Output Noise Spectral Density SFDR performance Intermodulation Distortion | $\begin{aligned} & 10 \\ & \mathrm{TBD} \end{aligned}$ | $\begin{aligned} & 30 \\ & 35 \\ & 40 \\ & 100 \\ & 3 \\ & \\ & \\ & \\ & 5 \\ & \\ & -85 \\ & -85 \\ & 25 \\ & 72 \\ & \text { TBD } \end{aligned}$ | TBD <br> TBD <br> TBD <br> $-75$ <br> 2 <br> 4 | MHz <br> MHz <br> ns <br> ns <br> ns <br> V/ $\mu \mathrm{s}$ <br> nV-s <br> dB <br> pF <br> pF <br> nV-s <br> dB <br> dB <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> dB <br> dB | $\mathrm{V}_{\mathrm{REF}}=100 \mathrm{mV} \mathrm{rms}$, DAC loaded all 1s <br> $\mathrm{V}_{\text {REF }}=1 \mathrm{~V} \mathrm{rms}, \mathrm{DAC}$ loaded all 1 s <br> Measured to $1 / 2 \mathrm{LSB} . \mathrm{R}_{\text {LOAD }}=100 \Omega, \mathrm{C}_{\text {LOAD }}=$ 15 pF . DAC latch alternately loaded with 0 s and 1 s . <br> 1 LSB change around Major Carry DAC latch loaded with all 0s. Reference = 10 kHz . <br> DAC Latches Loaded with all 0s <br> DAC Latches Loaded with all 1s <br> Feedthrough to DAC output with $\overline{\mathrm{CS}}$ high and Alternate Loading of all 0 s and all 1 s . <br> $\mathrm{V}_{\text {REF }}=2 \mathrm{Vp}-\mathrm{p}, 1 \mathrm{~V}$ Bias, All 1 s loaded, $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{V}_{\text {REF }}=2 \mathrm{~V}$, Sinewave generated from digital code. <br> @ 1 kHz |
| POWER REQUIREMENTS <br> Power Supply Range $\mathrm{I}_{\mathrm{DD}}$ <br> Power Supply Sensitivity ${ }^{2}$ | 2.5 | 0.4 | $\begin{aligned} & 5.5 \\ & 10 \\ & 0.001 \end{aligned}$ | V $\mu \mathrm{A}$ \%/\% | $\begin{aligned} & \text { Logic Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ |

[^2]
## AD5424/AD5433/AD5445-SPECIFICATIONS ${ }^{1}$

TMINGGHARAGTERISTIGG $1,2 \begin{gathered}\left(\mathrm{V}_{\text {DD }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{I}_{\text {OUT }} 2=0 \mathrm{~V} \text {. All specifications } \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {Max }} \text { unless }\right.\end{gathered}$

| Parameter | Limit at $\mathbf{T}_{\text {MIN }}, \mathbf{T}_{\text {MAX }}$ | Units | Conditions/Comments |
| :--- | :--- | :--- | :--- |
| $\mathrm{t}_{1}$ | 0 | $\mathrm{~ns} \min$ | $\mathrm{R} / \overline{\bar{W}}$ to $\overline{\mathrm{CS}}$ Setup Time |
| $\mathrm{t}_{2}$ | 0 | ns min | $\mathrm{R} / \overline{\mathrm{W}}$ to $\overline{\mathrm{CS}}$ Hold Time |
| $\mathrm{t}_{3}$ | 10 | ns min | $\overline{\mathrm{CS} \text { Low Time (Write Cycle) }}$ |
| $\mathrm{t}_{4}$ | 6 | ns min | Data Setup Time |
| $\mathrm{t}_{5}$ | 0 | ns min | Data Hold Time |
| $\mathrm{t}_{6}$ | 5 | ns min | $\mathrm{R} \overline{\mathrm{V}}$ high to $\overline{\mathrm{CS}}$ low |
| $\mathrm{t}_{7}$ | 7 | ns min | $\overline{\mathrm{CS} \text { Min High Time }}$ |
| $\mathrm{t}_{8}$ | 5 | ns typ | Data Acess Time |
|  | 25 | ns max |  |
| $\mathrm{t}_{9}$ | 5 | ns typ | Bus Relinquish Time |
|  | 10 | ns max |  |

## NOTES

${ }^{1}$ See Figure 1. Temperature range is as follows: Y Version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Guaranteed by design and characterisation, not subject to production test.
${ }^{2}$ All input signals are specified with $\operatorname{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$. Digital Output timing measured with Load circuit in Figure 2.

Specifications subject to change without notice.


Figure 1. Timing Diagram.


Figure 2. Load Circuit for Data Output Timing Specifications

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| $\mathrm{V}_{\mathrm{DD}}$ to GND | $-0.3 \mathrm{~V} \text { to }+7 \mathrm{~V}$ |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{Fb}}$ to GND | -12 V to +12 V |
| $\mathrm{I}_{\text {OUT }} 1, \mathrm{I}_{\text {OUT }} 2$ to GND | -0.3 V to +7 V |
| Logic Inputs \& Output ${ }^{2}$ - -0.3 | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| Extended Industrial (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| 16 lead TSSOP $\theta_{\text {JA }}$ Thermal Impedance | ance $\quad 150^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20 lead TSSOP $\theta_{\text {JA }}$ Thermal Impedance | ance $\quad 143{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20 lead CSP $\theta_{\mathrm{JA}}$ Thermal Impedance | e $135^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering (10seconds) | conds) $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature ( $<20$ seconds) +23 |  |

NOTES
${ }^{1}$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at $\mathrm{DBx}, \overline{\mathrm{CS}}$ and $\overline{\mathrm{W}} / \mathrm{R}$, will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ORDERING GUIDE

| Model | Resolution | INL (LSBs) | Temperature Range | PackageDescription | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5424YRU | 8 | $\pm 0.5$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TSSOP (Thin Shrink Small Outline Package) | RU-16 |
| AD5424YCP | 8 | $\pm 0.5$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | CSP (Chip Scale Package) | CP-20 |
| AD5433YRU | 10 | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TSSOP (Thin Shrink Small Outline Package) | RU-20 |
| AD5433YCP | 10 | $\pm 1$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | CSP (Chip Scale Package) | CP-20 |
| AD5445YRU | 12 | $\pm 2$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TSSOP (Thin Shrink Small Outline Package) | RU-20 |
| AD5445YCP | 12 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | CSP (Chip Scale Package) | CP-20 |  |
| AD5445EB | - | - | Evaluation Board | - |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5424/AD5433/AD5445 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper

ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD5424/AD5433/AD5445

AD5424 PIN FUNCTION DESCRIPTION

| $\begin{aligned} & \text { Pin } \\ & \text { TSSOP } \end{aligned}$ | CSP | Mnemonic | Function |
| :---: | :---: | :---: | :---: |
| 1 | 19 | $\mathrm{I}_{\text {OUT }} 1$ | DAC Current Output. |
| 2 | 20 | $\mathrm{I}_{\text {OUT }} 2$ | DAC Analog Ground. This pin should normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground Pin. |
| 4-11 | 2-9 | DB7-DB0 | Parallel Data Bits 7 through 0. |
|  | 10-13 | NC | No internal connection |
| 12 | 14 | $\overline{\mathrm{C}} \bar{S}$ | Chip Select Input. Active Low. Used in conjunction with $\mathrm{R} \sqrt{\mathrm{W}}$ to load parallel data to the input latch or to read data from the DAC register. |
| 13 | 15 | $\mathrm{R} / \overline{\mathrm{W}}$ | Read/Write. When low, used in conjunction with CS to load parallel data. When high, used in conjunction with $\overline{\mathrm{CS}}$ to readback contents of DAC Register. |
| 14 | 16 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply input. These parts can be operated from a supply of +2.5 V to +5.5 V. |
| 15 | 17 | $\mathrm{V}_{\text {REF }}$ | DAC reference voltage input terminal. |
| 16 | 18 | $\mathrm{R}_{\mathrm{FB}}$ | DAC feedback resistor pin. Establish voltage output for the DAC by connecting to external amplifier output. |

## PIN CONFIGURATIONS <br> TSSOP \& CSP



## AD5424/AD5433/AD5445

## AD5433 PIN FUNCTION DESCRIPTION

| $\begin{aligned} & \hline \text { Pin } \\ & \text { TSSOP } \end{aligned}$ | CSP | Mnemonic | Function |
| :---: | :---: | :---: | :---: |
| 1 | 19 | I ${ }_{\text {OUT }} 1$ | DAC Current Output. |
| 2 | 20 | $\mathrm{I}_{\text {OUT }} 2$ | DAC Analog Ground. This pin should normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground Pin. |
| 4-13 | 2-11 | DB9-DB0 | Parallel Data Bits 9 through 0. |
| 14, 15 | 12, 13 | NC | Not internally connected. |
| 16 | 14 | $\overline{\mathrm{C}} \overline{\mathrm{S}}$ | Chip Select Input. Active Low. Used in conjunction with $\mathrm{R} \sqrt{\mathrm{W}}$ to load parallel data to the input latch or to read data from the DAC register. |
| 17 | 15 | $\mathrm{R} / \overline{\mathrm{W}}$ | Read/Write. When low, used in conjunction with CS to load parallel data. When high, used in conjunction with $\overline{\mathrm{CS}}$ to readback contents of DAC Register. |
| 18 | 16 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply input. These parts can be operated from a supply of +2.5 V to +5.5 V . |
| 19 | 17 | $\mathrm{V}_{\text {REF }}$ | DAC reference voltage input terminal. |
| 20 | 18 | $\mathrm{R}_{\mathrm{FB}}$ | DAC feedback resistor pin. Establish voltage output for the DAC by connecting to external amplifier output. |

## PIN CONFIGURATIONS

TSSOP \& CSP



## AD5424/AD5433/AD5445

AD5445 PIN FUNCTION DESCRIPTION

| Pin TSSOP | CSP | Mnemonic | Function |
| :---: | :---: | :---: | :---: |
| 1 | 19 | $\mathrm{I}_{\text {OUT }}{ }^{1}$ | DAC Current Output. |
| 2 | 20 | $\mathrm{I}_{\text {OUT }} 2$ | DAC Analog Ground. This pin should normally be tied to the analog ground of the system. |
| 3 | 1 | GND | Ground Pin. |
| 4-15 | 2-13 | DB11-DB0 | Parallel Data Bits 11 through 0. |
| 16 | 14 | $\overline{\mathrm{C}} \overline{\mathrm{S}}$ | Chip Select Input. Active Low. Used in conjunction with $\mathrm{R} \sqrt{\mathrm{W}}$ to load parallel data to the input latch or to read data from the DAC register. |
| 17 | 15 | $\mathrm{R} / \overline{\mathrm{W}}$ | Read/Write. When low, used in conjunction with CS to load parallel data. When high, used in conjunction with $\overline{\mathrm{CS}}$ to readback contents of DAC Register. |
| 18 | 16 | $\mathrm{V}_{\mathrm{DD}}$ | Positive power supply input. These parts can be operated from a supply of +2.5 V to +5.5 V . |
| 19 | 17 | $\mathrm{V}_{\text {REF }}$ | DAC reference voltage input terminal. |
| 20 | 18 | $\mathrm{R}_{\mathrm{FB}}$ | DAC feedback resistor pin. Establish voltage output for the DAC by connecting to external amplifier output. |

## PIN CONFIGURATIONS

TSSOP \& CSP



TPC 1. INL vs. Code (8-Bit DAC)


TPC 4. DNL vs. Code (8-Bit DAC)


TPC 7. INL vs Reference Voltage


TPC 2. INL vs. Code (10-Bit DAC)


TPC 5. DNL vs. Code (10-Bit DAC)


TPC 8. DNL vs. Reference Voltage


TPC 3. INL vs. Code (12-Bit DAC)


TPC 6. DNL vs. Code (12-Bit DAC)


TPC 9. Linearity Errors vs. $V_{D D}$

## PRELIMINARY TECHNICAL DATA

## AD5424/AD5433/AD5445

$\square$
TPC10. INL vs Code - Biased Mode
$\square$
TPC 13. DNL Error vs. Reference Biased Mode


TPC 16. Supply Current vs Logic Input Voltage


TPC11. DNL vs Code - Biased Mode


TPC 14. TUE vs Code


TPC 17. Supply Current vs. $\overline{C S}$ Pulse Freq


TPC12. INL Error vs. Reference Biased Mode


TPC 15. Logic Threshold vs Supply Voltage


TPC 18. Reference Multiplying Bandwidth-small signal
$\square$
TPC 19. Reference Multiplying Bandwidth - large signal


TPC 22. Settling Time


TPC 25. Noise Spectral Density vs Frequency


TPC 20. Reference Multiplying Bandwidth -small signal


TPC 23. Midscale Transition and Digital Feedthrough


TPC 26. Glitch Impulse


TPC 21. Reference Multiplying Bandwidth - large signal


TPC 24. Power Supply Rejection vs Frequency


TPC 27. TBD

## AD5424/AD5433/AD5445

## TERMINOLOGY

## Relative Accuracy

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB max over the operating temperature range ensures monotonicity.

## Gain Error

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For these DACs, ideal maximum output is $\mathrm{V}_{\mathrm{REF}}-1$ LSB. Gain error of the DACs is adjustable to zero with external resistance.

## Output Leakage Current

Output leakage current is current which flows in the DAC ladder switches when these are turned off. For the $\mathrm{I}_{\text {OUT1 }}$ terminal, it can be measured by loading all 0 s to the DAC and measuring the $\mathrm{I}_{\text {OUT1 }}$ current. Minimum current will flow in the $\mathrm{I}_{\text {OUT2 }}$ line when the DAC is loaded with all 1 s

## Output Capacitance

Capacitance from $\mathrm{I}_{\text {OUT1 }}$ or $\mathrm{I}_{\text {OUT2 }}$ to AGND.

## Output Current Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full scale input change. For these devices, it is specifed with a $100 \Omega$ resistor to ground.

## Digital to Analog Glitch lmpulse

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal.

## Digital Feedthrough

When the device is not selected, high frequency logic activity on the device digital inputs is capacitivelly coupled through the device to show up as noise on the $\mathrm{I}_{\text {OUt }}$ pins and subsequently into the following circuitry. This noise is digital feedthrough.

## Multiplying Feedthrough Error

This is the error due to capacitive feedthrough from the DAC reference input to the DAC $\mathrm{I}_{\text {OUT1 }}$ terminal, when all o0s are loaded to the DAC.

## Harmonic Distortion

The DAC is driven by an ac reference. The ratio of the rms sum of the harmonics of the DAC output to the fundamental value is the THD. Usually only the lower order harmonices are included, such as second to fifth.
THD $=20 \log \frac{\sqrt{ }\left(\mathrm{~V}_{2}{ }^{2}+\mathrm{V}_{3}{ }^{2}+\mathrm{V}_{4}{ }^{2}+\mathrm{V}_{5}{ }^{2}\right)}{\mathrm{V}_{1}}$

## Intermodulation Distortion

The DAC is driven by two combinded sine waves references of frequencies fa and fb . Distortion products are produced at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3 \ldots$ Intermodulation terms are those for which $m$ or $n$ is not equal to zero. The second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ) and the third order terms are $(2 \mathrm{fa}+\mathrm{fb})$, $(2 \mathrm{fa}-\mathrm{fb})$, $(\mathrm{f}+2 \mathrm{fa}+2 \mathrm{fb})$ and $(\mathrm{fa}-$ 2 fb ). IMD is defined as
IMD $=20 \log$ (rms sum of the sum and diff distortion products)
rms amplitude of the fundamental

## Compliance Voltage Range

The maximum range of (output) terminal voltage for which the device will provide the specified characteristics.

## AD5424/AD5433/AD5445

## GENERAL DESCRIPTION

## DAC Section

The AD5424, AD5433 and AD5445 are 8, 10 and 12 bit current output DACs consisting of a standard inverting R2R ladder configuration. A simplified diagram for the 8Bit AD5424 is shown in Figure 3. The matching feedback resistor $\mathrm{R}_{\mathrm{FB}}$ has a value of R . The value of R is typically $10 \mathrm{k} \Omega$ (minimum $8 \mathrm{k} \Omega$ and maximum $12 \mathrm{k} \Omega$ ). If $\mathrm{I}_{\text {OUT1 }}$ and $\mathrm{I}_{\text {OUT2 } 2}$ are kept at the same potential, a constant current flows in each ladder leg, regardless of digital input code. Therefore, the input resistance presented at $\mathrm{V}_{\text {REF }}$ is always constant and nominally of resistance value R . The DAC output ( $\mathrm{I}_{\text {OUT }}$ ) is code-dependent, producing various resistances and capacitances. External amplifier choice should take into account the variation in impedance generated by the DAC on the amplifiers inverting input node.


Figure 3. Simplified Ladder
Access is provided to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{R}_{\mathrm{FB}}, \mathrm{I}_{\mathrm{OUT} 1}$ and $\mathrm{I}_{\mathrm{OUT} 2}$ terminals of the DAC, making the device extremely versatile and allowing it to be configured in several different operating modes, for example, to provide a unipolar output, four quadrant multiplication in bipolar mode or in single supply modes of operation. Note that a matching switch is used in series with the internal $R_{F B}$ feedback resistor. If users attempt to measure $R_{F B}$, power must be applied to $\mathrm{V}_{\mathrm{DD}}$ to achieve continuity.

## CIRCUIT OPERATION

## Unipolar Mode

Using a single op amp, these devices can easily be configured to provide 2 quadrant multiplying operation or a unipolar output voltage swing as shown in Figure 4.
When an output amplifier is connected in unipolar mode, the output voltage is given by:

$$
V_{\text {OUT }}=-D / 2^{n} \times V_{R E F}
$$

Where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

$$
\begin{aligned}
\mathrm{D} & =0 \text { to } 255 \text { (8-Bit AD5424) } \\
& =0 \text { to } 1023 \text { (10-Bit AD5433) } \\
& =0 \text { to } 4095 \text { (12-Bit AD5445) }
\end{aligned}
$$

Note that the output voltage polarity is opposite to the $\mathrm{V}_{\mathrm{REF}}$ polarity for dc reference voltages.
These DACs are designed to operate with either negative or positive reference voltages. The $\mathrm{V}_{\mathrm{DD}}$ power pin is only used by the internal digital logic to drive the DAC switches' ON and OFF states.

These DACs are also designed to accommodate ac reference input signals in the range of -10 V to +10 V .

${ }^{1}$ R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
${ }^{2}$ C1 PHASE COMPENSATION ( $1 \mathrm{pF}-5 \mathrm{pF}$ ) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.

Figure 4. Unipolar Operation
With a fixed 10 V reference, the circuit shown above will give a unipolar 0 V to -10 V output voltage swing. When $\mathrm{V}_{\mathrm{IN}}$ is an ac signal, the circuit performs two-quadrant multiplication.

The following table shows the relationship between digital code and expected output voltage for unipolar operation. (AD5424, 8-Bit device).

Table I. Unipolar Code Table

| Digital Input | Analog Output (V) |
| :--- | :--- |
| 11111111 | $-\mathrm{V}_{\mathrm{REF}}(255 / 256)$ |
| 10000000 | $-\mathrm{V}_{\mathrm{REF}}(128 / 256)=-\mathrm{V}_{\mathrm{REF}} / 2$ |
| 00000001 | $-\mathrm{V}_{\mathrm{REF}}(1 / 256)$ |
| 00000000 | $-\mathrm{V}_{\mathrm{REF}}(0 / 256)=0$ |

## Bipolar Operation

In some applications, it may be necessary to generate full 4-Quadrant multiplying operation or a bipolar output swing. This can be easily accomplished by using another external amplifier and some external resistors as shown in Figure 5. In this circuit, the second amplifier A2 provides a gain of 2 . Biasing the external amplifier with an offset from the reference voltage results in full 4-quadrant multiplying operation. The transfer function of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero $\left(\mathrm{V}_{\text {OUT }}=-\mathrm{V}_{\text {REF }}\right)$ to midscale $\left(\mathrm{V}_{\text {OUT }}-0 \mathrm{~V}\right)$ to full scale ( $\mathrm{V}_{\text {OUT }}=+\mathrm{V}_{\mathrm{REF}}$ ).
$V_{\text {OUT }}=\left(V_{\text {REF }} \times D / 2^{n-1}\right)-V_{R E F}$
Where D is the fractional representation of the digital word loaded to the DAC and n is the resolution of the DAC.

$$
\begin{aligned}
\mathrm{D} & =0 \text { to } 255 \text { (8-Bit AD5424) } \\
& =0 \text { to } 1023 \text { (10-Bit AD5433) } \\
& =0 \text { to } 4095 \text { (12-Bit AD5445) }
\end{aligned}
$$

When $\mathrm{V}_{\text {IN }}$ is an ac signal, the circuit performs fourquadrant multiplication.

## PRELIMINARY TECHNICAL DATA

## AD5424/AD5433/AD5445



Figure 5. Bipolar Operation (4 Quadrant Multiplication)

Table II. shows the relationship between digital code and the expected output voltage for bipolar operation (AD5426, 8-Bit device).

Table II. Bipolar Code Table

| Digital Input | Analog Output (V) |
| :---: | :---: |
| 11111111 | $+\mathrm{V}_{\text {REF }}(127 / 128)$ |
| 10000000 | 0 |
| 00000001 | - $\mathrm{V}_{\text {REF }}(127 / 128)$ |
| 00000000 | - $\mathrm{V}_{\text {REF }}(128 / 128)$ |

## Stability

In the I-to-V configuration, the $\mathrm{I}_{\mathrm{Out}}$ of the DAC and the inverting node of the op amp must be connected as close as possible, and proper PCB layout techniques must be employed. Since every code change corresponds to a step function, gain peaking may occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node. This parasitic capacitance introduces a pole into the open loop response which can cause ringing or instability in the closed loop applications circuit.
An optional compensation capacitor, C 1 can be added in parallel with $R_{F B}$ for stability as shown in figures 4 and 5 . Too small a value of C1 can produce ringing at the output, while too large a value can adversely affect the settling time. C1 should be found empirically but $1-2 \mathrm{pF}$ is generally adequate for the compensation.

## SINGLE SUPPLY APPLICATIONS

## Current Mode Operation

These DACs are specified and tested to guarantee operation in single supply applications. Figure 6 shows a typical circuit for operation with a single 2.5 V to 5 V supply. In the current mode circuit of Figure $6, \mathrm{I}_{\mathrm{OUT} 2}$ and hence $\mathrm{I}_{\text {OUT1 }}$ is biased positive by an amount $\mathrm{V}_{\text {BIAS }}$. In this configuration, the output voltage is given by

$$
\text { Vout }= \begin{cases}D & \left.x\left(R_{F B} / R_{D A G}\right) \times\left(V_{B I A S}-V_{I N}\right)\right\}+V_{B I A S}\end{cases}
$$



Figure 6. Single Supply Current Mode Operation.
As D varies from 0 to 255 (AD5424), 1023 (AD5433) or 4095 (AD5445), the output voltage varies from $V_{\text {OUT }}=$ $V_{B I A S}$ to $V_{O U T}=2 V_{\text {BIAS }}-V I N$.
$\mathrm{V}_{\text {BIAS }}$ should be a low impedance source capable of sinking and sourcing all possible variations in current at the $I_{\text {OUT2 }}$ terminal without any problems.

## Voltage Switching Mode of Operation

Figure 7 shows these DACs operating in the voltageswitching mode. The reference voltage, $\mathrm{V}_{\mathrm{IN}}$ is applied to the $\mathrm{I}_{\text {OUT1 }}$ pin, $\mathrm{I}_{\text {OUT2 }}$ is connected to AGND and the output voltage is available at the $\mathrm{V}_{\text {REF }}$ terminal. In this configuration, a positive reference voltage results in a positive output voltage making single supply operation possible. The output from the DAC is voltage at a constant impedance (the DAC ladder resistance). Thus an op-amp is necessary to buffer the output voltage. The reference input no longer sees a constant input impedance, but one that varies with code. So, the voltage input should be driven from a low impedance source.

## AD5424/AD5433/AD5445



Figure 7. Single Supply Voltage Switching Mode Operation.
It is important to note that $\mathrm{V}_{\mathrm{IN}}$ is limited to low voltages because the switches in the DAC ladder no longer have the same source-drain drive voltage. As a result their on resistance differs and this degrades the integral linearity of the DAC. Also, $\mathrm{V}_{\text {IN }}$ must not go negative by more than 0.3 V or an internal diode will turn on, exceeding the max ratings of the device. In this type of application, the full range of multiplying capability of the DAC is lost.

## POSITIVE OUTPUT VOLTAGE

Note that the output voltage polarity is opposite to the $\mathrm{V}_{\mathrm{REF}}$ polarity for dc reference voltages. In order to achieve a positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistors tolerance errors. To generate a negative reference, the reference can be level shifted by an op amp such that the $\mathrm{V}_{\text {OUT }}$ and GND pins of the reference become the virtual ground and -2.5 V respectively as shown in Figure 8.


Figure 8. Positive Voltage output with minimum of components.

## ADDING GAIN

In applications where the output voltage is required to be greater than $\mathrm{V}_{\text {IN }}$, gain can be added with an additional external amplifier or it can also be achieved in a single stage. It is important to take into consideration the effect of temperature coefficients of the thin film resistors of the DAC. Simply placing a resistor in series with the RFB resistor will causing mis-matches in the Temperature
coefficients resulting in larger gain temperature coefficient errors. Instead, the circuit of Figure 9 is a recommended method of increasing the gain of the circuit. R1, R2 and R3 should all have similar temperature coefficients, but they need not match the temperature coefficients of the DAC. This approach is recommended in circuits where gains of great than 1 are required.


Figure 9. Increasing Gain of Current Output DAC

## USED AS A DIVIDER OR PROGRAMMABLE GAIN ELEMENT

Current Steering DACs are very flexible and lend themselves to many different applications. If this type of DAC is connected as the feedback element of an op-amp and $R_{F B}$ is used as the input resistor as shown in Figure 10 , then the output voltage is inversely proportional to the digital input fraction $D$. For $\mathrm{D}=1-2^{\mathrm{n}}$ the output voltage is

$$
V_{\text {OUT }}=-V_{I N} / D=-V_{I N} /\left(1-2^{-n}\right)
$$



Figure 10. Current Steering DAC used as a divider or Programmable Gain Element

As D is reduced, the output voltage increases. For small values of the digital fraction D , it is important to ensure that the arnplifier does not saturate and also that the required accuracy is met. For example, an eight bit DAC driven with the binary code $10 \mathrm{H}(00010000)$, i.e., 16 decimal, in the circuit of Figure 10 should cause the output voltage to be sixteen times $\mathrm{V}_{\mathrm{IN}}$. However, if the DAC has a linearity specification of $+/-0.5 \mathrm{LSB}$ then D

## AD5424/AD5433/AD5445

can in fact have the weight anywhere in the range $15.5 / 256$ to $16.5 / 256$ so that the possible output voltage will be in the range $15.5 \mathrm{~V}_{\text {IN }}$ to $16.5 \mathrm{~V}_{\text {IN }}$-an error of $+3 \%$ even though the DAC itself has a maximum error of $0.2 \%$.
DAC leakage current is also a potential error source in divider circuits. The leakage current must be counterbalanced by an opposite current supplied from the op amp through the DAC. Since only a fraction D of the current into the $V_{\text {REF }}$ terminal is routed to the $\mathrm{I}_{\text {OUT1 }}$ terminal, the output voltage has to change as follows:
Output Error Voltage Due to Dac Leakage
$=($ Leakage $x R) / D$
where R is the DAC resistance at the $\mathrm{V}_{\text {Ref }}$ terminal. For a DAC leakage current of $10 \mathrm{nA}, \mathrm{R}=10$ kilohm and a gain (i.e., $1 / \mathrm{D}$ ) of 16 the error voltage is 1.6 mV .

## REFERENCE SELECTION

When selecting a reference for use with the AD5424 series of current output DACs, pay attention to the references output voltage temperature coefficient specification. This parameter not only affects the full scale error, but can also affect the linearity (INL and DNL) performance. The reference temperature coefficient should be consistent with the system accuracy specifications. For example, an 8 -bit system required to hold its overall specification to within 1 LSB over the temperature range $0-50^{\circ} \mathrm{C}$ dictates that the maximum system drift with temperature should be less than $78 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. A 12 -Bit system with the same temperature range to overall specification within 2 LSB s requires a maximum drift of $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. By choosing a precision reference with low output temperature coefficient this error source can be minimized. Table III. suggests some of the suitable references available from Analog Devices that are suitable for use with this range of current output DACs.

## AMPLIFIER SELECTION

The primary requirement for the current-steering mode is an amplifier with low input bias currents and low input offset voltage. The input offset voltage of an op amp is multiplied by the variable gain (due to the code dependent output resistance of the DAC) of the circuit. A change in this noise gain between two adjacent digital fractions produces a step change in the output voltage due to the amplifier's input offset voltage. This output voltage change is superimposed upon the desired change in output between the two codes and gives rise to a differential linearity error, which if large enough could cause the DAC to be non-monotonic.
The input bias curent of an op amp also generates an offset at the voltage output as a result of the bias current flowing in the feedback resistor RFB. Most op amps have input bias currents low enough to prevent any significant errors in 12-Bit applications.
Common mode rejection of the op amp is important in voltage switching circuits, since it produces a code dependent error at the voltage output of the circuit. Most op amps have adequate common mode rejection for use at 8 -, 10 - and 12-Bit resolution.
Provided the DAC switches are driven from true wideband low impedance sources ( $\mathrm{V}_{\text {IN }}$ and AGND) they settle quickly. Consequently, the slew rate and settling time of a voltage switching DAC circuit is determined largely by the output op amp. To obtain minimum settling time in this configuration, it is important to minimize capacitance at the $\mathrm{V}_{\text {REF }}$ node (voltage output node in this application) of the DAC. This is done by using low inputs capacitance buffer amplifiers and careful board design.
Most single supply circuits include ground as part of the analog signal range, which in turns requires an amplifer

Table III. Listing of suitable ADI Precision References recommended for use with AD5424/33/45 DACs.

| Reference | Output | Voltage | Initial | Tolerance | Temperature Drift | 0.1 Hz to 10 Hz noise | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADR01 | 10 V |  | 0.1\% |  | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $20 \mu \mathrm{Vp}-\mathrm{p}$ | SC70, TSOT, SOIC |
| ADR02 | 5 V |  | 0.1\% |  | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $10 \mu \mathrm{Vp}-\mathrm{p}$ | SC70, TSOT, SOIC |
| ADR03 | 2.5 V |  | 0.2\% |  | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $10 \mu \mathrm{Vp}-\mathrm{p}$ | SC70, TSOT, SOIC |
| ADR425 | 5 V |  | 0.04\% |  | $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | $3.4 \mu \mathrm{Vp}-\mathrm{p}$ | MSOP, SOIC |

Table IV. Listing of some precision ADI Op Amps suitable for use with AD5424/33/45 DACs.

| Part \# | Max Supply Voltage $\mathbf{V}$ | $\mathbf{V}_{\mathbf{O S}}(\mathbf{m a x}) \boldsymbol{\mu} \mathbf{V ~ I}_{\mathbf{B}}(\mathbf{m a x})$ | $\mathbf{n A}$ | $\mathbf{G B P} \mathbf{~ M H z}$ | Slew Rate $\mathbf{V} / \boldsymbol{\mu} \mathbf{s}$ | $\mathbf{t}_{\mathbf{S E T T L E}}$ with AD5445 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OP97 | $\pm 20$ | 25 | 0.1 | 0.9 | 0.2 |  |
| OP1177 $\pm 18$ | 60 | 2 | 1.3 | 0.7 |  |  |
| AD8551 $\pm 6$ | 5 | 0.05 | 1.5 | 0.4 |  |  |

Table V. Listing of some High Speed ADI Op Amps suitable for use with AD5424/33/45 DACs.

| Part \# | Max | Supply Voltage | V | BW@ | $\mathrm{A}_{\text {CL }} \mathrm{MHz}$ | Slew | Rate $\mathrm{V} / \mu \mathrm{s}$ | $\mathrm{t}_{\text {SEttle }}$ with | AD5445 | $\mathrm{V}_{\text {OS }}($ max $) \mu \mathrm{V}$ | $\mathrm{I}_{\mathrm{B}}(\mathrm{max})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD8065 | $\pm 12$ |  |  | 145 |  | 180 |  |  |  | 1500 | 0.01 |  |
| AD8021 | $\pm 12$ |  |  | 200 |  | 100 |  |  |  | 1000 | 1000 |  |
| AD8038 | $\pm 5$ |  |  | 350 |  | 425 |  |  |  | 3000 | 0.75 |  |
| AD9631 | $\pm 5$ |  |  | 320 |  | 1300 |  |  |  | 10000 | 7000 |  |

## AD5424/AD5433/AD5445

that can handle rail to rail signals, there is a large range of single supply amplifiers available from Analog Devices.

## PARALLEL INTERFACE

Data is loaded to the AD5424/33/45 in the format of an 8/ 10 or 12 bit parallel word. Control lines $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ allows data to be written to or read from the DAC register. A write event takes place when $\overline{\mathrm{CS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$ are brought low, data available on the data lines fills the shift register and the rising edge of $\overline{\mathrm{CS}}$ latches the data and transfers the latched data word to the DAC register. The DAC latches are not transparent, thus a write sequence must consist of a falling and rising edge on $\overline{\mathrm{CS}}$ to ensure data is loaded to the DAC register and it's analog equivalent reflected on the DAC output.
A read event takes place when $\mathrm{R} / \overline{\mathrm{W}}$ is held high and $\overline{\mathrm{CS}}$ is brought low. Now data is loaded from the DAC register back to the input register and out onto the data line where it can be read back to the controller for verification or diagnostic purposes.

## PCB LAYOUT AND POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5424/AD5433/AD5445 is mounted should be designed so that the analog and digital sections are separated, and cofined to certain areas of the board. If the DAC is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device.

These DACs should have ample supply bypassing of 10 $\mu \mathrm{F}$ in parallel with $0.1 \mu \mathrm{~F}$ on the supply located as close to the package as possible, ideally right up against the device. The $0.1 \mu \mathrm{~F}$ capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple.

Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs.

Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best, but not always possible with a doublesided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

It is good practice to employ compact, minimum lead length PCB layout design. Leads to the input should be as short as possible to minimize IR drops and stray inductance.

The PCB metal traces between $\mathrm{V}_{\text {REF }}$ and $\mathrm{R}_{\mathrm{FB}}$ should also be matched to minimize gain error. To maximize on high frequency performance, the I-to-V amplifier should be located as close to the device as possible.

## EVALUATION BOARD FOR THE AD5424/AD5433/ AD5445 SERIES OF DACS

The board consists of a 12 -Bit AD5445 and a current to voltage amplifer AD8065. Included on the evaluation board is a 4 V reference ADR425. An external reference may also be applied via an SMB input.
The evaluation kit consists of a CD-ROM with self installing PC software to control the DAC. The software simply allows the user to write a code to the device.

## OPERATING THE EVALUATION BOARD

## Power Supplies

The board requires $+/-12 \mathrm{~V}$, and +5 V supplies. The +12 V $\mathrm{V}_{\mathrm{DD}}$ and Vss are used to power the output amplifier, while the +5 V is used to power the DAC $\left(\mathrm{V}_{\mathrm{DD1}}\right)$ and transceivers ( $\mathrm{V}_{\mathrm{CC}}$ ).
Both supplies are decoupled to their respective ground plane with $10 \mu \mathrm{~F}$ tantalum and $0.1 \mu \mathrm{~F}$ ceramic capacitors.
Link1 (LK1) is provided to allow selection between the on board reference (ADR425) or an external reference applied through J2.

## PRELIMINARY TECHNICAL DATA

## AD5424/AD5433/AD5445



Figure 11. Evaluation Board Schematic.


Figure 12. Silkscreen

## AD5424/AD5433/AD5445

Table VI. Bill of Materials for AD5424/AD5433/AD5445 Evaluation Board.

| Name | Part Desc | Value | Tolerance | PCB Decal | Stock Code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C1,2,4,6,8 | X7R Ceramic Capacitor | 0.1 uF | 10\% | 0603 | FEC 499-675 |
| C 10, 12, 13, 15 | X7R Ceramic Capacitor | 0.1 uF | 10\% | 0603 | FEC 499-675 |
| C3,5,9,11,14 | Tantalum Capacitor - Taj Series | 10 uF 20 V | 10\% | CAP $\backslash$ TAJ_B | FEC 197-427 |
| C17,19 | X7R Ceramic Capacitor | 0.1 uF | 10\% | 0603 | FEC 499-675 |
| C16,18,20 | Tantalum Capacitor - Taj Series | 10 uF 10 V | 10\% | CAP $\backslash$ TAJ_A | FEC 197-130 |
| C 7 | X7R Ceramic Capacitor | 10 pF | 10\% | 0603 | FEC 499-146 |
| C S | TESTPOINT |  |  | TESTPOINT | FEC 240-345 (Pack) |
| DB0 -11 | Red Testpoint |  |  | TESTPOINT | FEC 240-345 (Pack) |
| J1-4 | SMB Socket |  |  | SMB | FEC 310-682 |
| LK1 | 3 Pin Header (3x1) |  |  | LINK-3P- | FEC 511-717 \& 150-411 |
| P 1 | 36 Pin Centronics Connector |  |  | 36 WAY | FEC 147-753 |
| P 2 | 6 Pin Terminal Block |  |  | CON $\backslash$ POWER6 | 6 FEC 151-792 |
| R1 | 0.063W Resistor |  |  | 0603 | Not Inserted |
| R2,3,4,5 | 0.063W Resistor | 10k | $1 \%$ | 0603 | FEC 911-355 |
| RW, TP1, TP2 | Red Testpoint |  |  | TESTPOINT | FEC 240-345 (Pack) |
| U 1 | AD5445 |  |  | TSSOP 20 | AD 5445 BRU |
| U 2 * | ADR425/ADR01/ADR02/ADR03 |  |  | SO8NB | ADR425BR |
| U3* | AD8065 |  |  | SO8NB | AD8065AR |
| U4 | 74ABT543 |  |  | TSSOP24 | Fairchild 74ABT543CMTC |
| U5 | 74ABT543 |  |  | TSSOP24 | Fairchild 74ABT543CMTC |
| Each Corner | Rubber Stick-on Feet |  |  |  | FEC 148-922 |

[^3]
## AD5424/AD5433/AD5445

Overview of AD54xx devices

| Part \# | Resolution | \#DACs | INL | $\mathrm{t}_{\mathbf{s}}$ | Interface | Package | Features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5403 ${ }^{1}$ | 8 | 2 | $\pm 0.5$ | 20 ns | Parallel | CP-40 | 10 MHz BW, $10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width, 4Quadrant Multiplying Resistors |
| AD5410 ${ }^{1}$ | 8 | 1 | $\pm 0.5$ | 20 ns | Serial | RU-16 | 10 MHz BW, 50 MHz Serial, 4- Quadrant Multiplying Resistors |
| AD5413 ${ }^{1}$ | 8 | 2 | $\pm 0.5$ | 20 ns | Serial | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial, 4- Quadrant Multiplying Resistors |
| AD5424 ${ }^{2}$ | 8 | 1 | $\pm 0.5$ | 20 ns | Parallel | RU-16, CP-20 | $10 \mathrm{MHz} \mathrm{BW} ,10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5425 ${ }^{2}$ | 8 | 1 | $\pm 0.5$ | 20 ns | Serial | RM-10 | Byte Load, $10 \mathrm{MHz} \mathrm{BW}$,50 MHz Serial |
| AD5426 ${ }^{2}$ | 8 | 1 | $\pm 0.5$ | 20 ns | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5428 ${ }^{2}$ | 8 | 2 | $\pm 0.5$ | 20 ns | Parallel | RU-20 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5429 ${ }^{2}$ | 8 | 2 | $\pm 0.5$ | 20 ns | Serial | RU-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5450 ${ }^{2}$ | 8 | 1 | $\pm 0.25$ | 40 ns | Serial | RJ-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5404 ${ }^{1}$ | 10 | 2 | $\pm 1$ | 25 ns | Parallel | CP-40 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width, 4Quadrant Multiplying Resistors |
| AD5411 ${ }^{1}$ | 10 | 1 | $\pm 1$ | 25 ns | Serial | RU-16 | 10 MHz BW, 50 MHz Serial, 4- Quadrant Multiplying Resistors |
| AD5414 ${ }^{1}$ | 10 | 2 | $\pm 1$ | 25ns | Serial | RU-24 | 10 MHz BW, 50 MHz Serial, 4- Quadrant Multiplying Resistors |
| AD5432 ${ }^{2}$ | 10 | 1 | $\pm 1$ | 25 ns | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5433 ${ }^{2}$ | 10 | 1 | $\pm 1$ | 25 ns | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5439 ${ }^{2}$ | 10 | 2 | $\pm 1$ | 25 ns | Serial | RU-16 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5440 ${ }^{2}$ | 10 | 2 | $\pm 1$ | 25 ns | Parallel | RU-24 | $10 \mathrm{MHz} \mathrm{BW} ,10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5451 ${ }^{2}$ | 10 | 1 | $\pm 0.25$ | 40 ns | Serial | RJ-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5405 ${ }^{2}$ | 12 | 2 | $\pm 2$ | 30 ns | Parallel | CP-40 | 10 MHz BW, $10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width, 4Quadrant Multiplying Resistors |
| AD5412 ${ }^{1}$ | 12 | 1 | $\pm 2$ | 30 ns | Serial | RU-16 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial, 4- Quadrant Multiplying Resistors |
| AD5415 ${ }^{2}$ | 12 | 2 | $\pm 2$ | 30 ns | Serial | RU-24 | 10 MHz BW, 50 MHz Serial, 4- Quadrant Multiplying Resistors |
| AD5443 ${ }^{2}$ | 12 | 1 | $\pm 2$ | 30 ns | Serial | RM-10 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| AD5445 ${ }^{2}$ | 12 | 1 | $\pm 2$ | 30 ns | Parallel | RU-20, CP-20 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5447 ${ }^{2}$ | 12 | 2 | $\pm 2$ | 30 ns | Parallel | RU-24 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5449 ${ }^{2}$ | 12 | 2 | $\pm 2$ | 30 ns | Serial | RU-16 | $10 \mathrm{MHz} \mathrm{BW}, 10 \mathrm{~ns} \overline{\mathrm{CS}}$ Pulse Width |
| AD5452 ${ }^{2}$ | 12 | 1 | $\pm 0.5$ | 40 ns | Serial | RJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |
| ${\mathrm{AD} 5453{ }^{2}}$ | 14 | 1 | $\pm 2$ | 40 ns | Serial | RJ-8, RM-8 | $10 \mathrm{MHz} \mathrm{BW}, 50 \mathrm{MHz}$ Serial |

[^4]
## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20 Lead CSP
(CP-20)


## 16 Lead TSSOP <br> (RU-16)



20 Lead TSSOP
(RU-20)



[^0]:    *US Patent Number 5,689,257

[^1]:    NOTES
    ${ }^{1}$ Temperature range is as follows: Y Version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.
    Specifications subject to change without notice.

[^2]:    NOTES
    ${ }^{1}$ Temperature range is as follows: Y Version: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.
    Specifications subject to change without notice.

[^3]:    *See section on Amplifier and Reference Selection
    FEC - Farnell Electronic Components, Units 4 \& 5 Gofton Court, Jamestown Road, Finglas, Dublin 11, Ireland. Tel. Int +353 (0)1 8309277 www.farnell.com

[^4]:    ${ }^{1}$ Future parts, contact factory for availability
    ${ }^{2}$ In development, contact factory for availability

