FEATURES
12-Bit Resolution and Accuracy
Fast Conversion Time
AD7672XX03-3 ${ }^{\text {s }}$
AD7672XX05-5 $\mu \mathrm{s}$
AD7672XX10-10 1 s
Unipolar or Bipolar Input Ranges
Low Power: 110 mW
Fast Bus Access Times: 90ns
Small, 0.3", 24-Pin Package and 28-Terminal
Surface Mount Packages

## GENERAL DESCRIPTION

The AD7672 is a high-speed 12 -bit ADC, fabricated in an advanced, mixed technology, Linear-Compatible CMOS ( LC $^{2}$ MOS) process, which combines precision bipolar components with low-power, high-speed CMOS logic. The AD7672 uses an accurate high-speed DAC and comparator in an otherwise conventional successive-approximation loop to achieve conversion times as low as $3 \mu \mathrm{~s}$ while dissipating only 110 mW of power.

To allow maximum flexibility the AD7672 is designed for use with an external reference voltage. This allows the user to choose a reference whose performance suits the application or to drive many AD7672s from a single system reference, since the reference input of the AD7672 is buffered and draws little current. For digital signal processing applications where absolute accuracy and temperature coefficients may be unimportant, a low-cost reference can be used. For maximum precision, the AD7672 can be used with a high-accuracy reference, such as the AD588, when absolute 12 -bit accuracy can be obtained over a wide temperature range.
An on-chip clock-circuit is provided which may be used with a crystal for accurate definition of conversion time. Alternatively, the clock input may be driven from an external source such as a microprocessor clock.
The AD7672 also offers flexibility in its analog input ranges, with a choice of 0 to $+5 \mathrm{~V}, 0$ to +10 V and $\pm 5 \mathrm{~V}$.
The AD7672 is also designed to operate from nominal supply voltages of +5 V and -12 V . This makes it an ideal choice fo data acquisition cards in personal computers where the negative supply is generally -12 V .

REV. A
Information furnished by Analog Devices is believed to be accurate and reliable. However no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


The AD7672 has a high-speed digital interface with three-state data outputs and standard microprocessor control inputs (Chip Select and Read). Bus access time of only 90ns allows the AD7672 to be interfaced to most modern microprocessors.
The AD7672 is available in a variety of space-saving packages; plastic and hermetic 24-pin "skinny" DIP and 28-pin ceramic and plastic chip carrier

## PRODUCT HIGHLIGHTS

1. Fast, $3 \mu \mathrm{~s}, 5 \mu \mathrm{~s}$ and $10 \mu \mathrm{~s}$ conversion speeds make the AD7672 ideal for a wide range of applications in telecommunications, sonar and radar signal processing or any high-speed data acquisition system.
2. LC $^{2}$ MOS circuitry gives high precision with low power drain ( 110 mW typ).
3. Choice of 0 to $+5 \mathrm{~V}, 0$ to +10 V or $\pm 5 \mathrm{~V}$ input ranges, accomplished by pin-strapping.
4. Fast, simple, digital interface has a bus access time of 90 ns allowing easy connection to most microprocessors.
5. Available in space-saving 24-pin, $0.3^{\prime \prime}$ DIP or surface mount package. Cable: ANALOG NORWOODMASS
$\left(V_{D D}=5 \mathrm{~V} \pm 5 \%, V_{S S}=-12 \mathrm{~V} \pm 10 \%, V_{\text {REF }}=-5 \mathrm{~V}\right.$ unless otherwise noted. $\mathrm{f}_{\text {cux: }}$ 4MHz for AD7672XX03, 2.5MHz for AD7672XX05, 1.25MHz for AD7672XX10.


| Parameter | K Version ${ }^{1}$ | LVersion ${ }^{1}$ | B Version ${ }^{1}$ | C Version ${ }^{1}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{2}$ |  |  |  |  |  |  |
| Resolution | 12 | 12 | 12 | 12 | Bits |  |
| Integral Nonlinearity@+25 ${ }^{\circ} \mathrm{C}$ | $\pm 1$ | $\pm 1 / 2$ | $\pm 1$ | $\pm 1 / 2$ | LSB max | Tested Range $\pm 5 \mathrm{~V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 1$ | $\pm 1 / 2$ | $\pm 1$ | $\pm 1 / 2$ | LSB max |  |
| Differential Nonlinearity | $\pm 0.9$ | $\pm 0.9$ | $\pm 0.9$ | $\pm 0.9$ | LSB max | No Missing Codes Guaranteed |
| Unipolar Offset Error @ + $25^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 3$ | $\pm 5$ | $\pm 3$ | LSB max | Input Range: 0 to 5 V or 0 to 10 V |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 6$ | $\pm 4$ | $\pm 6$ | $\pm 4$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Unipolar Gain Error@+25 ${ }^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 4$ | $\pm 5$ | $\pm 4$ | LSB max | Input Range: 0 to 5 V or 0 to 10 V |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 7$ | $\pm 6$ | $\pm 7$ | $\pm 6$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error@+25 ${ }^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 3$ | $\pm 5$ | $\pm 3$ | LSB max | Input Range: $\pm 5 \mathrm{~V}$ |
| $T_{\text {min }}$ to $T_{\text {max }}$ | $\pm 6$ | $\pm 4$ | $\pm 6$ | $\pm 4$ | LSB max | Typical TC is 2ppm/ $/{ }^{\circ} \mathrm{C}$ |
| Bipolar Gain Error@+25 ${ }^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 4$ | $\pm 5$ | $\pm 4$ | LSB max | Input Range: $\pm 5 \mathrm{~V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 7$ | $\pm 6$ | $\pm 7$ | $\pm 6$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| ANALOGINPUT |  |  |  |  |  |  |
| Unipolar Input Current Bipolar Input Current | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | mA max mA max | Input Ranges: 0 to 5 V or 0 to 10 V <br> Input Range: $\pm 5 \mathrm{~V}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ (For Specified Performance) | -5 | - 5 | -5 | -5 | Volts | $\pm 1 \%$ |
| Input Reference Current | -3 | -3 | -3 | -3 | $\mu \mathrm{A}$ max |  |
| POWER SUPPLY REJECTION |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ Only, (FS Change) | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB typ | $\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+4.75 \mathrm{~V}$ to +5.25 V |
| $\mathrm{V}_{\text {SS }}$ Only, (FS Change) | $\pm 1$ | $\pm 1$ | $\pm 1$ | $\pm 1$ | LSB typ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-10.8 \mathrm{~V}$ to -13.2 V |
| LOGIC INPUTS |  |  |  |  |  |  |
| $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \mathrm{CLK}$ IN |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INL }}$, Input Low Voltage | +0.8 | +0.8 | + 0.8 | +0.8 | $V_{\text {max }}$ | $V_{\text {DD }}=5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{V}_{\text {INH}}$, Input High Voltage | +2.4 | +2.4 | +2.4 | +2.4 | $V$ min |  |
| $\mathrm{C}_{\text {[ }{ }^{3},{ }^{3} \text { Input Capacitance }}$ | 10 | 10 | 10 | 10 | pF max |  |
| $\overline{\overline{C S}, \overline{\mathrm{RD}}} \mathbf{}$ |  |  |  |  |  |  |
| $\mathrm{I}_{\text {IN }}$, Input Current | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {DD }}$ |
| CLKIN |  |  |  |  |  |  |
| $\mathrm{I}_{\text {IN }}$, Input Current | $\pm 20$ | $\pm 20$ | $\pm 20$ | $\pm 20$ | $\mu A_{\text {max }}$ | $\mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |
| LOGICOUTPUTS |  |  |  |  |  |  |
| DB11-DB0, $\overline{\text { BUSY }}$, CLK OUT |  |  |  |  |  |  |
| V ${ }_{\text {OL }}$, Output Low Voltage | +0.4 | +0.4 | +0.4 | +0.4 | $V$ max | $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$, Output High Voltage | +4.0 | +4.0 | +4.0 | +4.0 | $V$ min | $\mathrm{I}_{\text {SOURCE }}=200 \mu \mathrm{~A}$ |
| Floating-State Leakage Current DB11-DB0 | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\mu A$ max |  |
| Floating-State Output Capacitance ${ }^{3}$ | 15 | 15 | 15 | 15 | pF max |  |
| CONVERSION TIME |  |  |  |  |  |  |
| AD7672XX03 |  |  |  |  |  | Applies to K and B Grades Only |
| Synchronous Clock | 3.125 | - | 3.125 | - | $\mu s$ max | $\mathrm{f}_{\text {CLK }}=4 \mathrm{MHz}$. See Under |
| Asynchronous Clock | 3/3.25 | - | 3/3.25 | - | $\mu_{\text {S }}$ min/max | Control Inputs Synchronization |
| AD7672XX05 |  |  |  |  |  |  |
| Synchronous Clock |  |  |  |  | $\mu s$ max | $\mathrm{f}_{\text {CLK }}=2.5 \mathrm{MHz}$ |
| Asynchronous Clock | 4.8/5.2 | 4.8/5.2 | 4.8/5.2 | 4.8/5.2 | $\mu s$ min/max |  |
| AD7672XX10 |  |  |  |  |  |  |
| Synchronous Clock | 10 | 10 | 10 | 10 | $\mu s \max ^{\text {m }}$ | $\mathrm{f}_{\text {CLK }}=1.25 \mathrm{MHz}$ |
| Asynchronous Clock | 9.6/10.4 | 9.6/10.4 | 9.6/10.4 | 9.6/10.4 | $\mu s$ min/max |  |
| POWER REQUIREMENTS |  | - |  |  |  |  |
| $V_{\text {DD }}$ | +5 | +5 | +5 | +5 | VNOM | $\pm 5 \%$ for Specified Performance |
| $\mathrm{V}_{\text {ss }}$ | -12 | -12 | -12 | -12 | VNOM | $\pm 10 \%$ for Specified Performance |
| $\mathrm{I}_{\mathrm{DO}}^{4}{ }^{4}$ | 7 | 7 | 7 | 7 | $\mathrm{mA}_{\text {max }}$ | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\text {DD }}, \mathrm{AIN} 1=\mathrm{AIN} 2=5 \mathrm{~V}$ |
| Iss ${ }^{4}$ | -12 | -12 | -12 | -12 | mA max | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{AIN} 1=\mathrm{AIN} 2=5 \mathrm{~V}$ |
| Power Dissipation | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | mW typ mW max |  |

NOTES

${ }^{2} \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}, 1 \mathrm{LSB}=\mathrm{FS} / 4096$
${ }^{3}{ }^{3}$ Sample tested to ensure compliance.
${ }^{4}$ Power supply current is measured when AD7672 is inactive, i.e., $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\overline{\mathrm{BUSY}}=$ HIGH.
Specifications subject to change without notice.

| Parameter | T Version ${ }^{1}$ | U Version ${ }^{1}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ACCURACY ${ }^{2}$ |  |  |  |  |
| Resolution | 12 | 12 | Bits |  |
| Integral Nonlinearity $\omega^{\omega}+25^{\circ} \mathrm{C}$ | $\pm 1$ | $\pm 1 / 2$ | LSB max | Tested Range $\pm 5 \mathrm{~V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 1$ | $\pm 3 / 4$ | LSB max |  |
| Differential Nonlinearity | $\pm 0.9$ | $\pm 0.9$ | LSB max | No Missing Codes Guaranteed |
| Unipolar Offset Error $@+25^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 3$ | LSB max | Input Range: 0 to 5 V or 0 to 10 V |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 6$ | $\pm 4$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Unipolar Gain Error (a+25 ${ }^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 4$ | LSB max | Input Range: 0 to 5 V or 0 to 10 V |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 7$ | $\pm 6$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Zero Error $\left(a+25^{\circ} \mathrm{C}\right.$ | $\pm 5$ | $\pm 3$ | LSB max | Input Range: $\pm 5 \mathrm{~V}$ |
| $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\pm 6$ | $\pm 4$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Bipolar Gain Error ( $a+25^{\circ} \mathrm{C}$ | $\pm 5$ | $\pm 4$ | LSB max | Input Range: $\pm 5 \mathrm{~V}$ |
| $\mathrm{T}_{\text {min }}$ co $\mathrm{T}_{\text {max }}$ | $\pm 7$ | $\pm 6$ | LSB max | Typical TC is $2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| ANALOGINPUT |  |  |  |  |
| Unipolar Input Current Bipolar Input Current | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & \pm 1.75 \end{aligned}$ | $m_{A}$ max mA max | Input Ranges: 0 to 5 V or 0 to 10 V <br> Input Range: +5 V |
| REFERENCE INPUT |  |  |  |  |
| $\mathrm{V}_{\text {ReF }}$ (For Specified Performance) | - 5 | -5 | Volts | $\pm 1 \%$ |
| Input Reference Current | -3 | -3 | $\mu \mathrm{A}$ max |  |
| POWER SUPPLY REJECTION |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ Only, (FS Change) | $\pm 1$ | $\pm 1$ | LSB typ | $\mathrm{V}_{\text {SS }}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+4.75 \mathrm{~V}$ to +5.25 V |
| $\mathrm{V}_{\text {ss }}$ Only, (FS Change) | $\pm 1$ | $\pm 1$ | LSB typ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-10.8 \mathrm{~V}$ to -13.2 V |
| LOGICINPUTS |  |  |  |  |
| $\overline{\mathrm{CS}}, \overline{\mathrm{R}}, \mathrm{CLK}$ IN |  |  |  |  |
| $\mathrm{V}_{\text {INL }}$, Input Low Voltage | +0.8 | + 0.8 | $V_{\text {max }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$ |
| $\mathrm{V}_{\text {INH }}$, Input High Voltage | +2.4 | +2.4 | $V$ min |  |
| $\mathrm{C}_{\text {IN }}{ }^{3}$ Input Capacitance | 10 | 10 | pF max |  |
| $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}{ }^{\text {¢ }}$ |  |  |  |  |
| $\mathrm{I}_{\text {IN }}$, Input Current | $\pm 10$ | $\pm 10$ | $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |
| CLK IN |  |  |  |  |
| $\mathrm{I}_{\text {IN }}$, Input Current | $\pm 20$ | $\pm 20$ | $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {DD }}$ |
| LOGICOUTPUTS |  |  |  |  |
| DB11-DB0, $\overline{\text { BUSY }}$, CLK OUT |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, Output Low Voltage | +0.4 | +0.4 | $V_{\text {max }}$ | $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |
|  |  |  |  |  |
|  |  |  |  |  |
| Floating-State Output Capacitance ${ }^{3}$ | 15 | 15 | pF max |  |
| CONVERSION TIME |  |  |  |  |
| AD7672XX05 |  |  |  |  |
| Synchronous Clock | 5 |  | $\mu \mathrm{Smax}$ | $\mathrm{f}_{\text {CL. }}=2.5 \mathrm{MHz}$. See Under |
| Asynchronous Clock | 4.8/5.2 | 4.8/5.2 | $\mu \mathrm{s}$ min/max | Control Inputs Synchronization |
| AD7672XX10 |  |  |  |  |
| Synchronous Clock | 10 | 10 | $\mu s$ max | $\mathrm{f}_{\text {CL. } K}=1.25 \mathrm{MHz}$ |
| Asynchronous Clock | 9.6/10.4 | 9.6/10.4 | $\mu s$ min/max |  |
| POWER REQUIREMENTS |  |  |  |  |
| $V_{\text {DD }}$ | +5 | +5 | VNOM | $\pm 5 \%$ for Specified Performance |
| $V_{5 S}$ | -12 | -12 | VNOM | $\pm 10 \%$ for Specified Performance |
| $\mathrm{I}_{\mathrm{DD}}{ }^{4}$ | 7 | 7 | mA max | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{AIN} 1=$ AIN2 $=5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {SS }}{ }^{4}$ | -12 | -12 | mA max | $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{AIN} 1=\mathrm{AIN} 2=5 \mathrm{~V}$ |
| Power Dissipation | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | $\begin{aligned} & 110 \\ & 179 \end{aligned}$ | mW typ mW max |  |
|  | 179 |  | $\mathrm{m}^{\text {W max }}$ |  |

NOTES
${ }^{1}$ Temperature range as follows: $\mathbf{T}, \mathrm{U}$ Versions; $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{2} \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-12 \mathrm{~V}, 1 \mathrm{LSB}=\mathrm{FS} / 40 \%$

Specifications subject to change without notice.

## AD7672

TIMING CHARACTERISTICS ${ }^{1}{ }_{\left(\mathrm{N}_{\mathrm{w}}=5,\right.}, v_{\mathrm{s}}=-12 \mathrm{n}$

| Parameter | Limit at $+25^{\circ} \mathrm{C}$ <br> (All Grades) | Limitat $\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}$ (K, L, B, C Grades) | $\begin{aligned} & \text { Limit at } \mathbf{T}_{\min ,}, \mathbf{T}_{\text {max }} \\ & \text { (T, U Grades) } \\ & \hline \end{aligned}$ | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | 0 | 0 | 0 | ns min | $\overline{\overline{C S}}$ to $\overline{\text { RD Setup Time }}$ |
| $\mathrm{t}_{2}$ | 190 | 230 | 270 | ns max | $\overline{\mathrm{RD}}$ to $\overline{\text { BUSY }}$ Propagation Delay |
| $\mathrm{t}_{3}{ }^{2}$ | 90 | 110 | 120 | ns max | Data Access Time after $\overline{\mathrm{RD}}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |
|  | 125 | 150 | 170 | ns max | Data Access Time after $\overline{\mathrm{RD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |
| $t_{4}$ | ${ }^{1}$ | $\mathrm{t}_{3}$ | $\mathrm{t}_{3}$ | ns min | RD Pulse Width |
| $t_{5}$ | 0 | 0 | 0 | ns min | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time |
| $\mathrm{t}_{6}{ }^{2}$ | 70 | 90 | 100 | ns max | Data Setup Time after BUSY |
| $\mathrm{t}_{7}{ }^{3}$ | 20 | 20 | 20 | ns min | Bus Relinquish Time |
|  | 75 | 85 | 90 | ns max |  |
| $\mathrm{t}_{8}$ | 200 | 200 | 200 | ns min | Delay Between Successive Read Operations |

## NOTES

${ }^{\prime}$ Timing Specifications are sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input control signals are specified with tr $=\mathbf{f f}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a voltage level of 1.6 V

${ }^{{ }_{7},}$ is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2 .
Specifications subject to change without notice.

a. High-Z to $V_{\mathrm{OH}}\left(t_{3}\right)$ and $V_{o t}$ to $V_{O H}\left(t_{6}\right)$

b. High-Z to $V_{O L}\left(t_{3}\right)$ and $V_{O H}$ to $V_{O L}\left(t_{6}\right)$

Figure 1. Load Circuits for Access Time

a. $V_{O H}$ to High-Z
b. Vol to High-Z

Figure 2. Load Circuits for Output Float Delay

## ABSOLUTE MAXIMUMRATINGS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| $V_{\text {DD }}$ to DGND | V to +7 V |
| :---: | :---: |
| $V_{\text {Ss }}$ to DGND | to -17 V |
| AGND to DGND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| AIN1, AIN2 to AGND | -15 V to +15 V |
| $\mathrm{V}_{\text {REF }}$ to AGND | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to DGND <br> (CLK IN, $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ ) | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to DGND (DB11-DB0, BUSY, CLK OUT | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |

Operating Temperature Range
K, L . . . . . . . . . . . . . . . . . . . . . . 0 to $+70^{\circ} \mathrm{C}$
K, L . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

T, U . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . $+300^{\circ} \mathrm{C}$
Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$. . . $1,000 \mathrm{~mW}$
Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
*Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absoluce maximum rating conditions for extended periods may affect device reliability

## CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

## AD7672

| DIP <br> Dip No. | Mnemonic | DIP PIN FUNCTION DESCRIPTION |
| :--- | :--- | :--- |
| Description |  |  |

N CONFIGURATIONS


## AD7672

## TERMINOLOGY

UNIPOLAR OFFSET ERROR
The ideal first code transition should occur when the analog input is $1 / 2$ LSB above AGND. The deviation of the actual transition from that point is termed the offset error.

## BIPOLAR ZERO ERROR

The ideal midscale transition (i.e., 011111111111 to
100000000000 ) for the $\pm 5 \mathrm{~V}$ range should occur when the analog input is $1 / 2$ LSB below AGND. Bipolar zero error is the deviation
of the actual transition from that point.
GAIN ERROR
The ideal difference between the first code transition and last code transition is FS - 2LSBs. The Gain error is defined as the deviation between this ideal difference and the measured difference. Ideal FS corresponds to 5 V for the unipolar 0 to 5 V range and 10 V for both the unipolar 0 to 10 V and bipolar $\pm 5 \mathrm{~V}$ ranges

ORDERING GUIDE

|  | Conversion <br> Time | Temperature <br> Range | Accuracy <br> Grade | Package <br> Option |
| :--- | :--- | :--- | :--- | :--- |
| Model ${ }^{1,2}$, |  |  |  |  |

## NOTES

'Analog Devices reserves the right to ship either ceramic (D-24A) or cerdip (Q-24) hermetic packages.
${ }^{2}$ To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.
D = Ceramic DIP; E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; $\mathrm{P}=$ Plastic Leaded Chip Carrier (PLCC); $\mathrm{Q}=$ Cerdip.

## AD7672

OPERATING FROM A NEGATIVE SUPPLY GREATER THAN - 12V
The AD7672 is designed to operate with a $\mathrm{V}_{\mathrm{ss}}$ input of $-12 \mathrm{~V} \pm 10 \%$. In applications where the negative supply is greater than -12 V , then a Zener diode in series with $\mathrm{V}_{\text {SS }}$ can be used to reduce the supply. The Zener diode should have a dynamic impedance of not greater than $40 \Omega$. An example is given in Figure 3. The diode has a Zener voltage of 3 V , which makes it suitable for a negative supply of $-15 \mathrm{~V} \pm 7 \%$.


Figure 3. Operation from Nominal Power Supplies of 5 V and - 15 V

## CONVERTER DETAILS

Conversion start is controlled by the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs. At the start of conversion the successive approximation register (SAR) is reset and the three-state data outputs are enabled. Once a conversion cycle has begun it cannot be restarted.
During conversion, the internal 12-bit DAC is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 4, the analog inputs (AIN1 \& AIN2) connect to the comparator input via $5 \mathrm{k} \Omega$ resistors. The DAC which has $2.5 \mathrm{k} \Omega$ output impedence connects to the same comparator input. Bit decisions are made by the comparator (zero crossing detector) which checks the addition of each successive weighted bit from the DAC output against the analog inputs. The MSB decision is made 80 ns (typically) after the second falling edge of CLK IN following a conversion start (see Figure 5). Similarly, the succeeding bit decisions are made approximately 80 ns after a CLK IN falling edge until conversion


Figure 4. AD7672 AIN Input
is finished. At the end of conversion, the DAC output current balances the current from the analog inputs. The SAR contents (12-bit data word) which represent the analog input signal are loaded into a 12 -bit latch.


Figure 5. Operating Waveforms Using an External Clock Source for CLK IN

## CONTROL INPUTS SYNCHRONIZATION

In applications where the RD control input is not synchronized with the ADC clock then conversion time can vary from 12 to 13 CLK IN periods. This is because the ADC waits for the first falling CLK IN edge after conversion start before the conversion procedure begins. Without synchronization, this delay can vary from zero to an entire clock period. If a constant conversion time is required, then the following approach may be used: when initiating a conversion, $\overline{\mathrm{RD}}$ must go low on either the rising edge of CLK IN or the falling edge of CLK OUT. This ensures a fixed conversion time that is 12.5 times the CLK IN period.

## DRIVING THE ANALOG INPUTS

During conversion current from the analog inputs is modulated by the DAC output current at a rate equal to the CLK IN frequency (i.e., 4 MHz when CLK IN $=4 \mathrm{MHz}$ ). This causes voltage spikes (glitches) to appear at the analog inputs. The magnitude and settling time of these glitches depends on the open-loop output impedance and small signal bandwidth of the amplifier or sample and hold driving these inputs. These devices must have sufficient drive to ensure that the glitches have settled within one clock period. An example of a suitable op amp is the AD OP-27. The magnitude of the largest glitch when using this device to drive one of the analog inputs is typically 11 mV with a 200ns settling time.

Suitable devices capable of driving the AD7672 analog inputs are the AD OP-27 and AD711 op amps and the AD585 sample-andhold.

## INTERNAL CLOCK OPERATION

Figure 6 shows the AD7672 internal clock circuit. A crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18) to provide a clock oscillator for the ADC timing. Alternatively the crystal/ceramic resonator may be omitted and an external clock source may be connected to CLK IN. For an external clock the mark/space ratio must be 50/50. An inverted CLK IN will appear at the CLK OUT pin as shown in the operating waveforms of Figure 5.

## AD7672



Figure 6. AD7672 Internal Clock Circuit

## ANALOG INPUT RANGES

The AD7672 provides three user selectable analog input ranges; 0 to $+5 \mathrm{~V}, 0$ to +10 V and $\pm 5 \mathrm{~V}$. Figure 7 shows how to configure the two analog inputs (AIN1 and AIN2) for these ranges.


Figure 7. Analog input Range Configurations

## UNIPOLAR OPERATION

Figure 8 shows how to configure an AD584 to produce a reference voltage of -5 V for unipolar operation


Figure 8. Unipolar Operation Using the AD584 as a Reference
The ideal input/output characteristic is shown in Figure 9. The designed code transitions occur midway between successive integer LSB values (i.e., $1 / 2 \mathrm{LSB}, 3 / 2 \mathrm{LSBs} .$. FS $-3 / 2 \mathrm{LSB}$ ). The output code is natural binary with $1 \mathrm{LSB}=\mathrm{FS} / 4096$. FS is either +5 V or +10 V depending on the analog inputs configuration.


Figure 9. AD7672 Ideal/Input/Output Transfer Characteristic for Unipolar Operation.

## OFFSET AND FULL-SCALE ERROR

In most Digital Signal Processing (DSP) applications, offset and full-scale error have little or no effect on system performance. A typical example is a digital filter, where an analog input signal is quantized, digitally processed and recreated using a DAC. In these type of applications the offset error can be eliminated by ac coupling the recreated signal. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. An important consideration in DSP applications is Differential Nonlinearity and this is not affected by either offset or full-scale error.

## UNIPOLAR OFFSET AND FULL-SCALE ERROR

## DJUSTMENT

If absolute accuracy is an application requirement then offse and full-scale error can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 10 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset of the op amp driving the analog input (i.e., Al in Figure 10.). For zero offset error apply a voltage equal to $1 / 2 L S B$ at $V_{\text {IN }}$ and adjust the op amp offset voltage until the ADC output code flickers between 000000000000 and 000000000001.

$$
\begin{aligned}
& 0 \text { to }+5 \mathrm{~V} \text { Range: } \quad 1 / 2 \mathrm{LSB}=0.61 \mathrm{mV} \\
& 0 \text { to }+10 \mathrm{~V} \text { Range: } 1 / 2 \mathrm{LSB}=1.22 \mathrm{mV}
\end{aligned}
$$

For zero full-scale error apply an analog input voltage equal to FS-3/2LSBs (last code transition) at $\mathrm{V}_{\mathrm{IN}}$ and adjust R1 until the ADC output code flickers between 111111111110 and
111111111111.

> 0 to + 5V Range: $\quad$ FS-3/2LSBs $=4.99817$ 0 to + 10V Range: FS-3/2LSBs $=9.99634$


Figure 10. Unipolar Operation with Gain Error Adjust


Figure 11. Bipolar Operation Using an AD584 and an AD711 Op Amp

## BIPOLAR OFFSET AND GAIN ADJUSTMENT

In applications where absolute accuracy is important then offset and gain error can be adjusted to zero. Offset is adjusted by trimming the voltage at the AIN1 or the AIN2 input when the analog input is at $-\mathrm{FS} / 2+1 / 2 \mathrm{LSB}$. This can be achieved by adjusting the offset of an external amplifier used to drive either of these analog inputs. Alternatively the AD588 voltage reference contains a balance control input which can be used to trim the offset to zero. An additional potentiometer (R2 in Figure 14) is required. The trim procedure is as follows:
Apply $-4.99878 \mathrm{~V}\left(-\mathrm{FS} / 2+1 / 2 \mathrm{LSB}\right.$ ) at $\mathrm{V}_{\mathrm{IN}}$ and adjust R2 until the ADC ouput code flickers between 000000000000 and 000000000001.

Gain error can be adjusted at either the last positive code transition or the mid-scale transition (bipolar zero error adjust). Adjusting the positive end of the transfer function is in keeping with more conventional ADC calibration techniques where the user fixes the two end points as in the unipolar case. Bipolar zero adjustment is required in some applications (e.g., motor control) where the user must be guaranteed that the 011111111111 to
100000000000 transition occurs exactly when the analog input is $1 / 2$ LSB below AGND. The trim procedures for both cases are as follows. (See Figure 14.)

## Last Code Transition Adjust

Apply a voltage of 4.99634 volts ( $\mathrm{FS} / 2-3 / 2 \mathrm{LSBs}$ ) at $\mathrm{V}_{\mathrm{IN}}$. Adjust R5 until the ADC output code flickers between 111111111110 and 111111111111.


Figure 12. Bipolar Operation Using an AD588 Voltage Reference


Figure 13. Ideal Input/Output Transfer Characteristic for Bipolar Operation


Figure 14. Bipolar Operation with Offset and Gain Error Adjust

## Bipolar Zero Error Adjust

Apply a voltage of -1.22 mV at $\mathrm{V}_{\text {IN }}$ and adjust R 5 until the ADC output code flickers between 011111111111 and 100000000000.

## AD7672

## TIMING AND CONTROL

Conversion start and data read operations are controlled by two of the AD7672 digital inputs; CS and RD. Figure 15 shows the equivalent logic circuit of these inputs. A high-to-low logic transition on $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ initiates a conversion. Once initiated it cannot be restarted until conversion is complete. Converter status is indicated by the $\overline{\text { BUSY }}$ output, and this is low while conversion is in progress.

*ADDITIONAL PINS OMITTED FOR GLARITY
Figure 15. Internal Logic for Control Inputs $\overline{C S}$ and $\overline{R D}$
There are two modes of operation as outlined by the timing diagrams of Figures 16 and 17. Slow Memory Mode is designed for microprocessors that can be driven into a WAIT state, a READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low, which initiates a conversion and data is read when conversion is complete. The second is the ROM Mode, which does not require microprocessor WAIT states. A READ operation brings $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low which initiates a conversion and reads the previous conversion result. The data format for both modes is designed for parallel interfacing.


Figure 16. Slow Memory Mode Timing Diagram


Figure 17. ROM Mode Timing Diagram

## SLOW MEMORY MODE

Figure 16 shows the timing diagram for Slow Memory Mode. CS and RD going low triggers a conversion and the AD7672 acknowledges by taking BUSY low. Data from the previous conversion appears on the three-state data outputs. BUSY returns high at the end of conversion when the output latches have been updated and the conversion result is placed on the output data bus.

## ROM MODE

The ROM Mode avoids placing a microprocessor into a wait state. A conversion is started with a READ operation and the 12-bits of data from the previous conversion are available on the data outputs while CS and RD are low. This data may be disregarded if not required. A second READ operation reads the new data and starts another conversion. A delay at least as long as the AD7672 conversion time must be allowed between READ operations.

## MICROPROCESSOR INTERFACING

The AD7672 is designed to interface to microprocessors as a memory mapped device. The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs are common control inputs to all peripheral memory interfacing.

## MC68000 MICROPROCESSOR

Figure 18 shows a typical interface for the MC68000. The AD7672 is operating in the Slow Memory Mode. Assuming the AD7672 is located at address C000 then the following single 16-bit MOVE instruction both starts a conversion and reads the conversion result.

## Move. W \$C000,D0

At the beginning of the instruction cycle when the ADC address is selected, $\overline{\text { BUSY }}$ and $\overline{\mathrm{CS}}$ assert $\overline{\mathrm{DTACK}}$, so that the 68000 is forced into a WAIT state. At the end of conversion BUSY returns high and the conversion result is placed in the D0 register of the UP.


Figure 18. AD7672-MC68000 interface

8085A, Z-80 MICROPROCESSORS
Figure 19 shows an AD7672 interface for the Z-80 and 8085A. The AD7672 is operating in the Slow Memory Mode and a two byte read is required. Not shown in the Figure is the 8-bit latch required to demultiplex the 8085 A common address/data bus. The following LOAD instruction starts a conversion and reads the conversion result into the HL register pair.

$$
\begin{array}{ll}
\text { For the 8085A } & \text { LHLD (B000) } \\
\text { For the Z-80 } & \text { LDHL (B000) }
\end{array}
$$

This is a two byte read instruction. During the first read operation, BUSY forces the microprocessor to wait for the AD7672 conversion. At the end of conversion the low byte (DB7-DB0) is loaded into the HL register pair and the high byte (DB11-DB8) is latched into a 74 HC 374 . No WAIT states are inserted during the second read operation when the microprocessor is reading the high data byte.


Figure 19. AD7672-8085AZ80 Interface

## IBM PC* COMPUTER

The -12 V power supply operation of the AD7672 makes it an ideal choice for the IBM PC. A typical interface is shown in Figure 20. The AD7672 is configured in the ROM mode. Two addresses are required to read the 12 -bit ADC data over the 8 bit data bus. An I/O read instruction to the ADC address (B000) starts a conversion and reads the low data byte (DB7-DB0). This data is from the previous conversion. The high byte (DB11DB8) may be read with a similar I/O instruction to the 74 HC 374 latch (address B001). Alternatively the up-to-date data may be read at the end of conversion. The AD7672 BUSY may be used to interrupt the IBM PC as shown in Figure 20. The data is then read with two I/O instructions as before. Note a read instruction to the ADC should not be attempted while conversion is in progress.


Figure 20. AD7672-IBM PC Interface
ADSP-2100 DIGITAL SIGNAL PROCESSOR
The ADSP-2100 like other digital signal processors requires very fast data access times beyond the capabilities of the AD7672. This problem is easily overcome by inserting 74HC374 latches in the data bus as in Figure 21. Again for this interface a single instruction is sufficient to read the AD7672 conversion result.

MRO $=\mathrm{DM}$ (ADC ADDRESS)
This instruction initiates a conversion and reads the previous conversion result into the MRO register. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are gated so that they remain low for the duration of the conversion. Note that no WAIT states are inserted even though the AD7672 is configured for a Slow Memory mode. At the end of conversion, $\overline{\text { BUSY }}$ going high latches the new result into the 74 HC 374 latches. An RC delay is inserted to compensate for the data setup time after $\overline{\operatorname{BUSY}}\left(\mathrm{t}_{6}\right)$.

*LINEAR CIRCUTIRY OMITTED FOR CLARITY
Figure 21. AD7672 - ADSP-2100 Interface

## AD7672

## TMS32010 MICROCOMPUTER

Figure 22 shows an AD7672-TMS32010 interface. The AD7672 is operating in the ROM mode. The interface is designed for a maximum TMS 32010 clock frequency of 18 MHz but will typically work over the full TMS 32010 clock frequency range.
The AD7672 is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into data memory
IN A,PA (PA = PORT ADDRESS)

When conversion is complete, a second I/O instruction reads the up-to-date data into the accumulator and starts another conversion. A delay at least as long as the ADC conversion time must be allowed between I/O instructions.


Figure 22. AD7672 - TMS32010 Interface

## APPLICATION HINTS

Good printed circuit board (PCB) layout is as important as the circuit design itself in achieving high speed A/D performance. For 12-bit performance the AD7672's comparator is required to make bit decisions to an accuracy of 0.61 mV . To achieve this, the designer has to be conscious of noise both in the ADC itself and the preceding analog circuitry. Switching mode power supplies are not recommended as the switching spikes will feed through to the comparator causing noisy code transitions. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors which influence any ADC, and a proper PCB layout which minimizes these effects is essential for best performance.

## LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog signal lines separated as much as possible. Take care not to run any digital track alongside an analog signal track. Guard (screen) the analog input with AGND.
Establish a single point analog ground (star ground) separate from the logic system ground at Pin 3 (AGND) or as close as possible to the AD7672 as shown in Figure 23. Connect all other grounds and Pin 12 (AD7672 DGND) to this single analog ground point. Do not connect any other digital grounds to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC, so make the foil width for these tracks as wide as possible. The use of ground planes minimizes impedance paths, while guarding the analog circuitry from digital noise. The

circuit layout of Figures 29 and 30 have both analog and digital ground planes which are kept separated and only joined together at the AD7672 AGND pin.

NOISE: Keep the input signal leads to AIN and signal return leads from AGND (Pin3) as short as possible to minimize input noise coupling. In applications where this is not possible use a shielded cable between the source and the ADC. Reduce the ground circuit impedance as much as possible, since any potential difference in grounds between the signal source and the ADC appears as an error voltage in series with the input signal.
Microprocessor applications generate noisy environments, making 12-bit performance difficult to achieve, especially when the ADC is connected to a continously active bus. The problem can be eliminated by forcing the microprocessor into a WAIT state during conversion (see Slow Memory Mode interfacing), or by using three-state buffers to isolate the AD7672 data bus.

## DATA ACQUISITION APPLICATION

Figure 24 shows a typical data acquisition circuit designed for a microprocessor environment. The corresponding PCB layout and silk screen are shown in Figures 28 to 30 . The analog input is applied to a Sample-and-Hold Amplifier (SHA) which can either be an AD683, an AD681 or an AD585. (See Figures 25 and 26.) A voltage reference (AD588) provides the appropriate biasing for any of the three analog input ranges. The data bus outputs are buffered with 74 HC 374 latches. These provide data bus isolation and improve data access time. Data access time is reduced to under 30 ns allowing interfacing to practically any microprocessor including the high-speed DSP processors. Data format can either be a complete parallel load for 16-bit microprocessors or a two byte load for 8-bit microprocesssors.
Bus activity on the AD7672 $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs during conversion can feedthrough to the comparator and cause LSB errors. Ideally these signals should be inactive during conversion. One way of achieving this is to force them into an inactive state by gating them with BUSY as shown in Figure 24. R2 and C26 are included to provide a delay of approximately 100 ns . This compensates for the data setup time after $\overline{\mathrm{BUSY}} \overline{\mathrm{Y}}$ goes high ensuring valid data gets loaded into IC5 and IC6.

Figure 23. Power Supply Grounding Practice


Figure 24. Data Acquisition Circuit Using the AD7672


Figure 25. AD683/AD681 SHA Connection Diagram for Figure 24


Figure 26. AD585 SHA Connection Diagram for Figure 24

## AD7672

## SAMPLE-AND-HOLD OPERATION

The PCB layout of Figures 29 and 30 can accommodate either the AD683, the AD681 or the AD585 sample-and-hold amplifier The choice of SHA depends mainly on the acquisition time required.
However, another important consideration with sample-and-hold interfacing is settling time. This is the time required by the sample and hold amplifier output to settle after receiving a HOLD command. To allow for this, there must be a delay which is at least as long as the SHA settling time between the HOLD command and the AD7672's first MSB decision. When initiating a conversion, if the SHA's HOLD input and the AD7672 $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs are asserted together, then this delay can vary from one to two clock periods. This corresponds to a delay of 800 ns to 1600 ns for the AD7672XX10, 400 ns to 800 ns for the AD7672XX05 and 250ns to 500ns for the AD7672XX03. Under these conditions a settling time of less than 200 ns is required by the SHA to satisfy all speed grades of the AD7672. This figure allows an additional 50 ns for the AD7672XX03 internal comparator. Both the AD683 and AD681 meet this condition. However, since the AD585 is specified with a settling time of 500 ns , the $10 \mu \mathrm{~s}$ version of the AD7672 is the only one of the three-speed grades guaranteed to meet this timing requirement. This settling time requirement may be met with the higher speed grades by using either an additional circuit delay or by synchronizing the control inputs with the clock. Both of these methods are discussed below.

## AD7672 - AD585 INTERFACE

The 500 ns settling time requirement of the AD585 must be allowed for, at the start of conversion when interfacing to the $3 \mu \mathrm{~s}$ and $5 \mu \mathrm{~s}$ versions of the AD7672. It may be achieved for the $5 \mu \mathrm{~s}$ version by using either one of two methods. The first is to synchronize the control inputs with the ADC clock as follows; when initiating a conversion $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ ( $\overline{\mathrm{CSTART}}$ in Figure 24) should go low on a falling CLK IN edge. This guarantees two clock periods between conversion start and the first MSB decision.
The second method will work for both the $3 \mu \mathrm{~s}$ and $5 \mu \mathrm{~s}$ parts. It compensates for setting time by inserting an external delay between the AD7672 $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ inputs and the AD585 HOLD input. The length of this delay should be equal to the sample-andhold amplifier settling time. It is shown as an optional RC delay in Figure 24 which must be bypassed if not used. Note it is not required for the slower $10 \mu \mathrm{~s}$, AD7672XX10 or when either the AD683 or the AD681 is used with any speed grade of the AD7672.

## NPUT RANGE SELECT OPTIONS

There are three analog input ranges which are user selectable by placing links on the PCB as shown in Table I below. These options are located between IC2 and IC3.

## EXTERNAL CONNECTIONS

The PCB layout is designed so that all external connections except the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ power supplies can be made by any of three ways:

1. 32 way single sided edge connector,
2. Euro card connector, SKT3
3. 20-pin DIP socket. (SKT2 on the silk screen).

The pinout for the $20-$ pin DIP socket is shown below and the other pinouts are shown in Figures 24 and 30 . The $V_{D D}$ and $\mathrm{V}_{\text {SS }}$ power supplies are connected at the top of the board (see Figure 28, Silk Screen).


## PIN FUNCTION DESCRIPTION

$\overline{\text { C.START }} \quad$ Conversion Start going low initiates a conversion.
OUT1 Active Low, three-state control for DB7DB0
OUT2 Active Low, three-state control for DB11DB8.
$\overline{\text { BUSY }} \quad$ AD7672 Status Output. $\overline{\text { BUSY }}$ is low during conversion.
CLK IN AD7672 CLK IN input. Note the board has a facility for an on-board crystal oscillator or a ceramic resonator

DB11-DB0 Three-State data outputs.
$5 \mathrm{~V} \quad 5 \mathrm{~V}$ power supply.
DGND Digital Ground

Table I. Input Range Link Options

| Range <br> (Volts) | Links Required |  |
| :---: | :---: | :---: |
| 0 to 5 | Connect E to F | A-B, $\mathrm{C}-\mathrm{D}=$ Open Circuit |
| 0 to 10* | Connect C to D | $\mathrm{A}-\mathrm{B}, \mathrm{E}-\mathrm{F}=$ Open Circuit |
| -5 to +5 | Connect A to B | C-D, E-F $=$ Open Circuit |

*Due to headroom limitations at 12 V power supplies, the AD585 sample-and-hold amplifier is not suitable for the $0-10 \mathrm{~V}$ range.

## COMPONENT LIST

Sample and hold, ICl can occupy one of two positions depending on the sample-andhold model. These positions are outlined in Figure 27. The plated-through holes denoted by " 1 " are configured for the AD683/AD681 and the plated-through holes denoted by " 2 " are configured for the AD585.


Figure 27. PCB Sample-and-Hold Amplifier Options

| IC2 | AD588 Voltage Reference. |
| :--- | :--- |
| IC3 | AD7672 Analog-to-Digital Converter. |
| IC4 | 74HC00 Quad NAND Gate. |
| IC5, IC6 | 74HC374 Ocatal Latches with Three-State |
|  | Outputs. |

$\mathrm{Cl}, \mathrm{C} 3, \mathrm{C} 5, \mathrm{C} 7$ $\mathrm{C} 11, \mathrm{C} 15, \mathrm{Cl} 7, \quad 10 \mu \mathrm{~F}$ Capacitors. C19, C21, C23
C2, C4, C6, C8, $\mathrm{C} 12, \mathrm{C} 16, \mathrm{C} 18, \quad 0.1 \mu \mathrm{~F}$ Capacitors. C20, C22, C24
C25
C9
Cl 0
$\mathrm{Cl} 3, \mathrm{Cl} 4$
-

Values Depend on the Manufacturer. For example: 4 MHz XTAL ( $\mathrm{HC}-18 / \mathrm{U}$ ) from IQD; C13, C14 = $30 \mathrm{pF} ; 2.5 \mathrm{MHz}$ (HC $18 /$ U ) and $1.2288 \mathrm{MHz}(\mathrm{HC} 33 / \mathrm{U})$ from Anderson; No Capacitors Required
22 pF .
470pF, Sample-and-Hold Delay (See Sam-ple-and-Hold Operation) Omit C27 if this delay is not required.
39k.
4.7 k .

1k, Sample-and-Hold Delay (See Sample-and-Hold Operation) Replace with a wire link if this delay is not required. Subminiature Connector from Greenpar.

## TEST POINTS

TP1 - Analog Input TP2 - Analog Ground

TP3 - CLK IN TP4 - AD7672 $\overline{\text { BUSY }}$ Output


Figure 28. PCB Silk Screen for Figure 24

AD7672


Figure 29. PCB Component Side Layout for Figure 24


Figure 30. PCB Solder Side Layout for Figure 24

OUTLINE DIMENSIONS Dimensions shown in inches and (mm)

24-Pin Plastic DIP (N-24)


NOTES

1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TINLLEAD

24-Pin Cerdip (Q-24)


NOTES 1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
2. CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED
IN ACCORDANCE WITH MIL-M-3B510 REQUIREMENTS.

24-Pin Ceramic DIP (D-24A)

notes

1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
2. CERAMIC DIP LEADS WILL BE EITHER GOLD OR TIN PLATED IN
3. METAL LID IS CONNECTED TO DGND

28-Terminal Leadless Ceramic Chip Carrier (E-28A)

notes

1. this dimension controls the overall package thickness. 2. APPLIES TO ALL FOUR SIDES.
2. all terminals are gold plated.

28-Terminal Plastic Leaded Chip Carrier
(P-28A)


