ANALOG DEVICES

3 V to 5 V Single Supply, 600 kSPS 12-Bit Sampling ADCs

AD7855

Preliminary Technical Data

FEATURES

Specified for V_{DD} of 3 V to 5.5 V Read-Only Operation System and Self-Calibration

Flexible Parallel Interface 12-Bit Parallel/8-Bit Parallel 28-Pin SOIC and SSOP Packages

APPLICATIONS Instrumentation and Control Systems High Speed Modems

FUNCTIONAL BLOCK DIAGRAM AGND AVDD O \cap AIN(+) AD7855 т/н DVDD AIN(-) COM REFIN ל ל ל C_{REF1} CHARGE REDISTRIBUTION CI KIN CREF2 SAR + ADC CONTROL CONVST CALIBRATION MEMORY AND CONTROLLER BUSY

GENERAL DESCRIPTION

The AD7855 is a high speed, low power, 12-bit ADC that operates from a single 3 V or 5 V power supply, the AD7855 being optimized for speed and low power. The ADC powers up with a set of default conditions at which time it can be operated as a read-only ADC. The ADC contains self-calibration and system calibration options to ensure accurate operation over time and temperature and has a number of power-down options for low power applications.

The AD7855 is capable of 600 kHz throughput rate . The input track-and-hold acquires a signal in 500 ns and features a pseudo-differential sampling scheme. The AD7855 input voltage range is 0 to V_{REF} (unipolar) and $-V_{REF}/2$ to $+V_{REF}/2$, centered at $V_{REF}/2$ (bipolar). The coding is straight binary in unipolar mode and twos complement in bipolar mode. Input signal range is to the supply and the part is capable of converting full-power signals to 400 kHz.

CMOS construction ensures low power dissipation . The part is available in 28-pin small outline (SOIC) and 28-lead small shrink outline (SSOP) packages.

PRODUCT HIGHLIGHTS

DB11-DB0

1. Operation with either 3 V or 5 V power supplies.

<u>cs</u>

PARALLEL INTERFACE / CONTROL REGISTER

HBEN

WR

- 2. Flexible power management options including automatic power-down after conversion. By using the power management options a superior power performance at slower throughput rates can be achieved:
- 3. Operates with reference voltages from 1.2 V to AV_{DD} .
- 4. Analog input ranges from 0 V to AV_{DD} .
- 5. Self-calibration and system calibration.
- 6. Versatile parallel I/O port.

Prelim A 12/97

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1997

$\begin{array}{l} \textbf{PRELIMINARY TECHNICAL DATA} \\ \textbf{AD7855-SPECIFICATIONS}^{1}, \ 2 \\ \textbf{External Reference, } f_{\text{CLKIN}} = 12 \ \text{MHz} \ ; \ f_{\text{SAMPLE}} = 600 \ \text{kHz} \ ; \ T_{\text{A}} = T_{\text{MIN}} \ \text{to} \ T_{\text{MAX}}, \ unless \ otherwise \ noted.) \end{array}$

AD7855

Parameter	A Version ¹	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Signal to Noise + Distortion Ratio ³	70	dB min	Typically SNR is 72 dB
(SNR)			$V_{IN} = 10$ kHz Sine Wave, $f_{SAMPLE} = 600$ kHz
Total Harmonic Distortion (THD)	-78	dB max	$V_{IN} = 10$ kHz Sine Wave, $f_{SAMPLE} = 600$ kHz
Peak Harmonic or Spurious Noise	-78	dB max	$V_{IN} = 10$ kHz Sine Wave, $f_{SAMPLE} = 600$ kHz
Intermodulation Distortion (IMD)			
Second Order Terms	-78	dB typ	fa = 9.983 kHz, fb = 10.05 kHz, f_{SAMPLE} = 600 kHz
Third Order Terms	-78	dB typ	fa = 9.983 kHz, fb = 10.05 kHz, f_{SAMPLE} = 600 kHz
DC ACCURACY			
Resolution	12	Bits	
Integral Nonlinearity	±1	LSB max	5 V Reference V_{DD} = 5 V
Differential Nonlinearity	±1	LSB max	Guaranteed No Missed Codes to 12 Bits
Unipolar Offset Error	±3	LSB max	
r · · · · · · · ·	±2	LSB typ	
Unipolar Gain Error	±4	LSB max	
-	±2	LSB typ	
Bipolar Positive Full-Scale Error	±4	LSB max	
	±2	LSB typ	
Negative Full-Scale Error	±4	LSB max	
-	±2	LSB typ	
Bipolar Zero Error	±4	LSB max	
ANALOG INPUT			
Input Voltage Ranges	0 to V _{REF}	Volts	i.e., $AIN(+) - AIN(-) = 0$ to V_{REF} , $AIN(-)$ can be
			biased up but AIN(+) cannot go below AIN(-).
	$\pm V_{REF}/2$	Volts	i.e., $AIN(+) - AIN(-) = -V_{REF}/2$ to $+V_{REF}/2$, $AIN(-)$
			should be biased to $+V_{REF}/2$ and AIN(+) can go below
			AIN(-) but cannot go below 0 V.
Leakage Current	±1	μA max	
Input Capacitance	20	pF typ	
REFERENCE INPUT			
REF _{IN} Input Voltage Range	2.3/V _{DD}	V min/max	Functional from 1.2 V
Input Impedance	150	kΩ typ	
		-51	
LOGIC INPUTS			
Input High Voltage, V_{INH}	3	V min V min	$AV_{DD} = DV_{DD} = 4.5 V \text{ to } 5.5 V$ $AV_{} = DV_{} = 3.0 V \text{ to } 3.6 V$
Input I our Voltoca, V	2.1	V min V mov	$AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$
Input Low Voltage, V _{INL}	0.4 0.6	V max	$AV_{DD} = DV_{DD} = 4.5 V \text{ to } 5.5 V$ $AV_{DD} = DV_{DD} = 3.0 V \text{ to } 3.6 V$
Input Current I	0.6 ±10	V max μA max	
Input Current, I_{IN} Input Capacitance, C_{IN}^4	10	pF max	Typically 10 nA, $V_{IN} = 0$ V or V_{DD}
		P- mun	
LOGIC OUTPUTS			
Output High Voltage, V _{OH}		<u></u> .	$I_{SOURCE} = 200 \ \mu A$
	4	V min	$AV_{DD} = DV_{DD} = 4.5 \text{ V to } 5.5 \text{ V}$
	2.4	V min	$AV_{DD} = DV_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$
Output Low Voltage, V _{OL}	0.4	V max	$I_{SINK} = 0.8 \text{ mA}$
Floating-State Leakage Current	±10	µA max	
Floating-State Output Capacitance ⁴	10	pF max	
Output Coding	Straight (Natural) Binary Twos Complement		Unipolar Input Range
	i wos Complement		Bipolar Input Range
CONVERSION RATE	1.2		t _{CLKIN} x 18
Conversion Time	1.2	µs max	
Track/Hold Acquisition Time	0.5	µs min	

PRELIMINARY TECHNICAL DATA

Parameter	A Version ¹	Units	Test Conditions/Comments
POWER REQUIREMENTS			
AV_{DD} , DV_{DD}	+3.0/+5.5	V min/max	
I _{DD}			
Normal Mode ⁵	15	mA max	$AV_{DD} = DV_{DD} = 3.0$ V to 5.5 V. Typically 12 mA
Sleep Mode ⁶			
With External Clock On	10	μA typ	Full power-down. Power management bits in control register set as $PMGT1 = 1$, $PMGT0 = 0$.
	400	μA typ	Partial power-down. Power management bits in control register set as $PMGT1 = 1$, $PMGT0 = 1$.
With External Clock Off	5	μA max	Typically 1 μ A. Full power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 0.
	200	μA typ	Partial power-down. Power management bits in control register set as $PMGT1 = 1$, $PMGT0 = 1$.
Normal Mode Power Dissipation	75	mW max	$V_{DD} = 5.5$ V: Typically 55 mW
	45	mW max	$V_{DD} = 3.6 \text{ V}$: Typically 30 mW
Sleep Mode Power Dissipation			
With External Clock On	55	μW typ	$V_{DD} = 5.5 V$
	36	μW typ	$V_{DD} = 3.6 V$
With External Clock Off	27.5	µW max	V_{DD} = 5.5 V: Typically 5.5 μ W
	18	µW max	V_{DD} = 3.6 V: Typically 3.6 μ W
SYSTEM CALIBRATION			
Offset Calibration Span ⁷	$+0.05 \propto V_{REF}/-0.05$	∞V_{RFF}	V max/min Allowable Offset Voltage Span for Calibration
Gain Calibration Span ⁷	$+0.025 \propto V_{REF}/-0.025 \propto V_{REF}$		V max/min Allowable Full-Scale Voltage Span for Calibration

AD7855

NOTES

¹Temperature range -40° C to $+85^{\circ}$ C.

²Specifications apply after calibration.

³Not production tested. Guaranteed by characterization at initial product release.

⁴Sample tested @ +25°C to ensure compliance.

⁵All digital inputs @ DGND except for CONVST @ DV_{DD}. No load on the digital outputs. Analog inputs @ AGND.

⁶CLKIN @ DGND when external clock off. All digital inputs @ DGND except for CONVST @ DV_{DD}. No load on the digital outputs. Analog inputs @ AGND.

⁷The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7855 can calibrate. Note also that these are voltage spans and are not absolute voltages (i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be AIN(-) $\pm 0.05 \propto V_{REF}$, and the allowable system full-scale voltage applied between AIN(+) and AIN(-) for the system full-scale voltage error to be adjusted out will be $V_{REF} \pm 0.025 \propto V_{REF}$ (unipolar mode) and $V_{REF}/2 \pm 0.025 \propto V_{REF}$ (bipolar mode)). This is explained in more detail in the calibration section of the data sheet.

Specifications subject to change without notice.