ANALOG DEVICES

Low Distortion Differential ADC Driver

AD8138

FEATURES


Easy to Use Single-Ended-to-Differential Conversion Adjustable Output Common-Mode Voltage **Externally Adjustable Gain Low Harmonic Distortion** -94 dBc-Second, -114 dBc-Third @ 5 MHz into 800 Ω Load -87 dBc-Second, -85 dBc-Third @ 20 MHz into 800 Ω Load -3 dB Bandwidth of 320 MHz, G = +1 Fast Settling to 0.01% of 16 ns Slew Rate 1150 V/µs Fast Overdrive Recovery of 4 ns Low Input Voltage Noise of 5 nV/ \sqrt{Hz} 1 mV Typical Offset Voltage Wide Supply Range +3 V to ±5 V Low Power 90 mW on 5 V 0.1 dB Gain Flatness to 40 MHz Available in 8-Lead SOIC and MSOP Packages

APPLICATIONS ADC Driver Single-Ended-to-Differential Converter IF and Baseband Gain Block Differential Buffer Line Driver


PRODUCT DESCRIPTION

The AD8138 is a major advancement over op amps for differential signal processing. The AD8138 can be used as a single-ended-to-differential amplifier or as a differential-to-differential amplifier. The AD8138 is as easy to use as an op amp, and greatly simplifies differential signal amplification and driving. Manufactured on ADI's proprietary XFCB bipolar process, the AD8138 has a -3 dB bandwidth of 320 MHz and delivers a differential signal with the lowest harmonic distortion available in a differential amplifier. The AD8138 has a unique internal feedback feature that provides balanced output gain and phase matching, suppressing even order harmonics. The internal feedback circuit also minimizes any gain error that would be associated with the mismatches in the external gain setting resistors.

The AD8138's differential output helps balance the input-todifferential ADCs, maximizing the performance of the ADC.



TYPICAL APPLICATION CIRCUIT



The AD8138 eliminates the need for a transformer with high performance ADCs, preserving the low frequency and dc information. The common-mode level of the differential output is adjustable by a voltage on the V_{OCM} pin, easily level-shifting the input signals for driving single-supply ADCs. Fast overload recovery preserves sampling accuracy.

The AD8138 distortion performance makes it an ideal ADC driver for communication systems, with distortion performance good enough to drive state-of-the-art 10-bit to 16-bit converters at high frequencies. The AD8138's high bandwidth and IP3 also make it appropriate for use as a gain block in IF and baseband signal chains. The AD8138 offset and dynamic performance make it well suited for a wide variety of signal processing and data acquisition applications.

The AD8138 is available in both SOIC and MSOP packages for operation over -40° C to $+85^{\circ}$ C temperatures.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

AD8138—SPECIFICATIONS (@ 25°C, $V_s = \pm 5 V$, $V_{0CM} = 0$, G = +1, $R_{L,dm} = 500 \Omega$, unless otherwise noted. Refer to Figure 1 for test setup and label descriptions. All specifications refer to single-ended input and differential outputs unless otherwise noted.)

Parameter	Conditions	Min	Тур	Max	Unit
$\pm D_{IN}$ to $\pm OUT$ Specifications					
DYNAMIC PERFORMANCE –3 dB Small Signal Bandwidth	V _{OUT} = 0.5 V p-p, C _F = 0 pF	290	320		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 0.5 V p-p, C_F = 1 pF$ $V_{OUT} = 0.5 V p-p, C_F = 0 pF$		225 30		MHz MHz
Large Signal Bandwidth Slew Rate	$V_{OUT} = 2 V p-p, C_F = 0 pF$ $V_{OUT} = 2 V p-p, C_F = 0 pF$		265 1150		MHz V/μs
Settling Time Overdrive Recovery Time	0.01%, $V_{OUT} = 2 V p-p$, $C_F = 1 pF$ $V_{IN} = 5 V to 0 V Step$, $G = +2$		16 4		ns ns
NOISE/HARMONIC PERFORMANCE*					
Second Harmonic Third Harmonic	$V_{OUT} = 2 V p-p, 5 MHz, R_{L,dm} = 800 \Omega$ $V_{OUT} = 2 V p-p, 20 MHz, R_{L,dm} = 800 \Omega$ $V_{OUT} = 2 V p-p, 70 MHz, R_{L,dm} = 800 \Omega$ $V_{OUT} = 2 V p-p, 5 MHz, R_{L,dm} = 800 \Omega$		-94 -87 -62 -114		dBc dBc dBc dBc dBc
	$ \begin{array}{l} V_{\rm OUT} = 2 \ V \ p\text{-p}, \ 5 \ MHz, \ R_{\rm L,dm} = 800 \ \Omega \\ V_{\rm OUT} = 2 \ V \ p\text{-p}, \ 20 \ MHz, \ R_{\rm L,dm} = 800 \ \Omega \\ V_{\rm OUT} = 2 \ V \ p\text{-p}, \ 70 \ MHz, \ R_{\rm L,dm} = 800 \ \Omega \end{array} $		-114 -85 -57		dBc dBc dBc
IMD IP3	20 MHz 20 MHz		-77 37		dBc dBm
Voltage Noise (RTI) Input Current Noise	f = 100 kHz to 40 MHz f = 100 kHz to 40 MHz		5 2		nV/\sqrt{Hz} pA/\sqrt{Hz}
INPUT CHARACTERISTICS Offset Voltage	$V_{OS,dm} = V_{OUT,dm}/2$; $V_{DIN+} = V_{DIN-} = V_{OCM} = 0 V$ T_{MIN} to T_{MAX} Variation	-2.5	± 1 ± 4	+2.5	mV μV/°C
Input Bias Current	T_{MIN} to T_{MAX} variation T_{MIN} to T_{MAX} Variation		3.5 -0.01	7	μΑ μΑ μΑ/°C
Input Resistance	Differential Common Mode		6 3		$M\Omega$ $M\Omega$
Input Capacitance Input Common-Mode Voltage CMRR	$\Delta V_{OUT,dm} / \Delta V_{IN,cm}; \Delta V_{IN,cm} = \pm 1 V$		1 -4.7 to +3.4 -77	-70	pF V dB
OUTPUT CHARACTERISTICS Output Voltage Swing	Maximum ΔV_{OUT} ; Single-Ended Output		7.75		V p-p
Output Current Output Balance Error	$\Delta V_{OUT,cm} / \Delta V_{OUT,dm}$; $\Delta V_{OUT,dm} = 1 V$		95 -66		mA dB
V _{OCM} to ±OUT Specifications		ł			
DYNAMIC PERFORMANCE -3 dB Bandwidth Slew Rate			250 330		MHz V/µs
NPUT VOLTAGE NOISE (RTI)	f = 0.1 MHz to 100 MHz		17		nV/\sqrt{Hz}
DC PERFORMANCE Input Voltage Range Input Resistance			±3.8 200		V kΩ
Input Offset Voltage Input Bias Current	$V_{OS,cm} = V_{OUT,cm}; V_{DIN+} = V_{DIN-} = V_{OCM} = 0 V$	-3.5	±1 0.5	+3.5	mV μA
V _{OCM} CMRR Gain	$ \Delta V_{OUT,dm} / \Delta V_{OCM}; \Delta V_{OCM} = \pm 1 V $ $ \Delta V_{OUT,cm} / \Delta V_{OCM}; \Delta V_{OCM} = \pm 1 V $	0.9955	-75 1	1.0045	dB V/V
POWER SUPPLY Operating Range Quiescent Current		± 1.4 18	20	±5.5 23	V mA
Power Supply Rejection Ratio	T_{MIN} to T_{MAX} Variation $\Delta V_{OUT,dm}/\Delta V_S; \Delta V_S = \pm 1 V$		40 -90	-70	µA/°C dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

*Harmonic Distortion Performance is equal or slightly worse with higher values of R_{L,dm}. See TPCs 13 and 14 for more information. Specifications subject to change without notice.

SPECIFICATIONS (@ 25°C, $V_S = 5 V$, $V_{0CM} = 2.5 V$, G = +1, $R_{L,dm} = 500 \Omega$, unless otherwise noted. Refer to Figure 1 for test setup and label descriptions. All specifications refer to single-ended input and differential output, unless otherwise noted.)

Parameter	Conditions	Min	Тур	Max	Unit
$\pm D_{IN}$ to $\pm OUT$ Specifications					
DYNAMIC PERFORMANCE –3 dB Small Signal Bandwidth	$V_{OUT} = 0.5 V p-p, C_F = 0 pF$	280	310		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 0.5 V p-p, C_F = 1 pF$ $V_{OUT} = 0.5 V p-p, C_F = 0 pF$ $V_{OUT} = 0.5 V p-p, C_F = 0 pF$		225 29 2(5		MHz MHz
Large Signal Bandwidth Slew Rate	$V_{OUT} = 2 V p-p, C_F = 0 pF$ $V_{OUT} = 2 V p-p, C_F = 0 pF$		265 950		MHz V/µs
Settling Time	$0.01\%, V_{OUT} = 2 V p p, C_F = 0 pr$		16		ns
Overdrive Recovery Time	$V_{IN} = 2.5 V \text{ to } 0 V \text{ Step}, G = +2$		4		ns
NOISE/HARMONIC PERFORMANCE*					
Second Harmonic	$V_{OUT} = 2 V p-p, 5 MHz, R_{L,dm} = 800 \Omega$ $V_{OUT} = 2 V p-p, 20 MHz, R_{L,dm} = 800 \Omega$		-90 -79		dBc dBc
Third Harmonic			-60 -100 -82		dBc dBc dBc
IMD	V_{OUT} = 2 V p-p, 70 MHz, $R_{L,dm}$ = 800 Ω		-53		dBc
IMD IP3	20 MHz 20 MHz		-74 35		dBc dBm
Voltage Noise (RTI)	f = 100 kHz to 40 MHz		5		nV/\sqrt{Hz}
Input Current Noise	f = 100 kHz to 40 MHz		2		pA/√Hz
INPUT CHARACTERISTICS Offset Voltage	$V_{OS,dm} = V_{OUT,dm}/2; V_{DIN+} = V_{DIN-} = V_{OCM} = 0 V$	-2.5	±1	+2.5	mV
Level Dive Connect	T_{MIN} to T_{MAX} Variation		±4	7	μV/°C
Input Bias Current	T _{MIN} to T _{MAX} Variation		3.5 -0.01	7	μΑ μΑ/°C
Input Resistance	Differential		6		ΜΩ
	Common Mode		3		MΩ
Input Capacitance			1 0.3 to 3.2		pF V
Input Common-Mode Voltage CMRR	$\Delta V_{OUT,dm} / \Delta V_{IN,cm}; \Delta V_{IN,cm} = 1 V$		-77	-70	dB
OUTPUT CHARACTERISTICS					
Output Voltage Swing	Maximum ΔV_{OUT} ; Single-Ended Output		2.9		V p-p
Output Current			95		mA
Output Balance Error	$\Delta V_{OUT,cm} / \Delta V_{OUT,dm}; \Delta V_{OUT,dm} = 1 V$		-65		dB
V_{OCM} to ±OUT Specifications	1				1
DYNAMIC PERFORMANCE			220		
–3 dB Bandwidth Slew Rate			220 250		MHz V/µs
INPUT VOLTAGE NOISE (RTI)	f = 0.1 MHz to 100 MHz		17		nV/\sqrt{Hz}
			17		
DC PERFORMANCE Input Voltage Range			1.0 to 3.8		v
Input Resistance			100		kΩ
Input Offset Voltage	$V_{OS,cm} = V_{OUT,cm}$; $V_{DIN+} = V_{DIN-} = V_{OCM} = 0 V$	-5	± 1	+5	mV
Input Bias Current			0.5		μA
V _{OCM} CMRR Gain	$ \Delta V_{OUT,dm} / \Delta V_{OCM}; \Delta V_{OCM} = 2.5 \pm 1 V \\ \Delta V_{OUT,cm} / \Delta V_{OCM}; \Delta V_{OCM} = 2.5 \pm 1 V $	0.9968	-70 1	1.0032	dB V/V
POWER SUPPLY					
Operating Range		2.7		11	v
Quiescent Current		15	20	21	mA
	T_{MIN} to T_{MAX} Variation		40		µA/°C
Power Supply Rejection Ratio	$\Delta V_{OUT,dm} / \Delta V_S; \Delta V_S = \pm 1 V$		-90	-70	dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

*Harmonic Distortion Performance is equal or slightly worse with higher values of $R_{L,dm}$. See TPCs 13 and 14 for more information. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage ±5.5 V
$V_{\rm OCM}$ $\pm V_{\rm S}$
Internal Power Dissipation
θ_{IA}^2 (SOIC) 155°C/W
Operating Temperature Range
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering 10 sec) 300°C
NOTES

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

² Thermal resistance measured on SEMI standard four-layer board.





Figure 1. Basic Test Circuit

PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	-IN	Negative Input Summing Node
2	V _{OCM}	Voltage applied to this pin sets the common-mode output voltage with a ratio of 1:1. For example, 1 V dc on V_{OCM} will set the dc bias level on +OUT and -OUT to 1 V.
3	V+	Positive Supply Voltage
4	+OUT	Positive Output. Note that the voltage at $-D_{IN}$ is inverted at +OUT. (See Figure 2.)
5	-OUT	Negative Output. Note that the voltage at $+D_{IN}$ is inverted at $-OUT$. (See Figure 2.)
6	V-	Negative Supply Voltage
7	NC	No Connect
8	+IN	Positive Input Summing Node

ORDERING GUIDE

Model	Temperature	Package	Package	Branding
	Range	Description	Option	Information
AD8138AR AD8138AR-REEL AD8138AR-REEL7 AD8138ARM AD8138ARM-REEL AD8138ARM-REEL7 AD8138ARM-REEL7 AD8138-EVAL	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	8-Lead SOIC 8-Lead SOIC 8-Lead SOIC 8-Lead MSOP 8-Lead MSOP 8-Lead MSOP Evaluation Board	R-8 13" Tape and Reel 7" Tape and Reel RM-8 13" Tape and Reel 7" Tape and Reel	HBA HBA HBA


CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8138 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Typical Performance Characteristics–AD8138


Unless otherwise noted, Gain = 1, $R_G = R_F = R_{L,dm} = 499$ V, $T_A = 25^{\circ}$ C; refer to Figure 1 for test setup.




TPC 1. Small Signal Frequency Response




TPC 2. Small Signal Frequency Response




TPC 3. 0.1 dB Flatness vs. Frequency




TPC 4. Large Signal Frequency Response




TPC 5. Large Signal Frequency Response




TPC 7. Harmonic Distortion vs. Frequency




TPC 8. Harmonic Distortion vs. Frequency




TPC 6. Small Signal Frequency Response for Various Gains




TPC 9. Harmonic Distortion vs. V_{OCM}




TPC 10. Harmonic Distortion vs. Differential Output Voltage




TPC 11. Harmonic Distortion vs. Differential Output Voltage




TPC 13. Harmonic Distortion vs. R_{LOAD}




TPC 16. Third Order Intercept vs. Frequency




TPC 14. Harmonic Distortion vs. R_{LOAD}




TPC 17. Large Signal Transient Response




TPC 12. Harmonic Distortion vs. Differential Output Voltage




TPC 15. Intermodulation Distortion




TPC 18. Small Signal Transient Response




TPC 19. Large Signal Transient Response




TPC 20. Large Signal Transient Response




TPC 21. Settling Time




TPC 24. Large Signal Transient Response for Various Cap Loads




TPC 27. Output Balance Error vs. Frequency




TPC 22. Output Overdrive




TPC 25. CMRR vs. Frequency




TPC 23. Test Circuit for Cap Load Drive




TPC 26. Test Circuit for Output Balance




TPC 28. PSRR vs. Frequency




TPC 29. Output Impedance vs. Frequency




TPC 30. Output Referred Differential Offset Voltage vs. Temperature




TPC 31. Input Bias Current vs. Temperature




TPC 34. V_{OCM} Transient Response




TPC 32. Supply Current vs. Temperature



TPC 35. Current Noise (RTI)



TPC 33. V_{OCM} Frequency Response



TPC 36. Voltage Noise (RTI)

OPERATIONAL DESCRIPTION Definition of Terms




Figure 2. Circuit Definitions

Differential voltage refers to the difference between two node voltages. For example, the output differential voltage (or equivalently output differential-mode voltage) is defined as:

$$V_{OUT,dm} = \left(V_{+OUT} - V_{-OUT}\right)$$

 V_{+OUT} and V_{-OUT} refer to the voltages at the +OUT and -OUT terminals with respect to a common reference.

Common-mode voltage refers to the average of two node voltages. The output common-mode voltage is defined as:

$$V_{OUT,cm} = \left(V_{+OUT} + V_{-OUT}\right)/2$$

Balance is a measure of how well differential signals are matched in amplitude and exactly 180° apart in phase. Balance is most easily determined by placing a well-matched resistor divider between the differential voltage nodes and comparing the magnitude of the signal at the divider's midpoint with the magnitude of the differential signal (see TPC 26). By this definition, output balance is the magnitude of the output common-mode voltage divided by the magnitude of the output differential-mode voltage:

$$Output \ Balance \ Error = \left| \frac{V_{OUT,cm}}{V_{OUT,dm}} \right|$$

THEORY OF OPERATION

The AD8138 differs from conventional op amps in that it has two outputs whose voltages move in opposite directions. Like an op amp, it relies on high open-loop gain and negative feedback to force these outputs to the desired voltages. The AD8138 behaves much like a standard voltage feedback op amp and makes it easy to perform single-ended-to-differential conversion, commonmode level-shifting, and amplification of differential signals. Also like an op amp, the AD8138 has high input impedance and low output impedance.

Previous differential drivers, both discrete and integrated designs, have been based on using two independent amplifiers and two independent feedback loops, one to control each of the outputs. When these circuits are driven from a single-ended source, the resulting outputs are typically not well balanced. Achieving a balanced output has typically required exceptional matching of the amplifiers and feedback networks.

DC common-mode level-shifting has also been difficult with previous differential drivers. Level-shifting has required the use of a third amplifier and feedback loop to control the output common-mode level. Sometimes the third amplifier has also been used to attempt to correct an inherently unbalanced circuit. Excellent performance over a wide frequency range has proven difficult with this approach.

The AD8138 uses two feedback loops to separately control the differential and common-mode output voltages. The differential feedback, set with external resistors, controls only the differential output voltage. The common-mode feedback controls only the common-mode output voltage. This architecture makes it easy to arbitrarily set the output common-mode level. It is forced, by internal common-mode feedback, to be equal to the voltage applied to the $V_{\rm OCM}$ input, without affecting the differential output voltage.

The AD8138 architecture results in outputs that are very highly balanced over a wide frequency range without requiring tightly matched external components. The common-mode feedback loop forces the signal component of the output common-mode voltage to be zeroed. The result is nearly perfectly balanced differential outputs of identical amplitude and exactly 180° apart in phase.

Analyzing an Application Circuit

The AD8138 uses high open-loop gain and negative feedback to force its differential and common-mode output voltages in such a way as to minimize the differential and common-mode error voltages. The differential error voltage is defined as the voltage between the differential inputs labeled +IN and –IN in Figure 2. For most purposes, this voltage can be assumed to be zero. Similarly, the difference between the actual output common-mode voltage and the voltage applied to $V_{\rm OCM}$ can also be assumed to be zero. Starting from these two assumptions, any application circuit can be analyzed.

Setting the Closed-Loop Gain

Neglecting the capacitors C_F , the differential-mode gain of the circuit in Figure 2 can be determined to be described by the following equation:

$$\left|\frac{V_{OUT,dm}}{V_{IN,dm}}\right| = \frac{R_F^S}{R_G^S}$$

This assumes the input resistors, R_G^S , and feedback resistors, R_F^S , on each side are equal.

Estimating the Output Noise Voltage

Similar to the case of a conventional op amp, the differential output errors (noise and offset voltages) can be estimated by multiplying the input referred terms, at +IN and -IN, by the circuit noise gain. The noise gain is defined as:

$$G_N = 1 + \left(\frac{R_F}{R_G}\right)$$

To compute the total output referred noise for the circuit of Figure 2, consideration must also be given to the contribution of the resistors R_F and R_G . Refer to Table I for estimated output noise voltage densities at various closed-loop gains.

Table I.

Gain	R _G (Ω)	$egin{array}{c} \mathbf{R}_{\mathrm{F}} \ (\Omega) \end{array}$		Output Noise 8138 Only	Output Noise 8138 + R _G , R _F
1	499	499	320 MHz		11.6 nV/\ Hz
2	499	1.0 k	180 MHz	$15 \text{ nV}/\sqrt{\text{Hz}}$	18.2 nV/√Hz
5	499	2.49 k	70 MHz	30 nV/√Hz	37.9 nV/√ Hz
10	499	4.99 k	30 MHz	55 nV/ $\sqrt{\text{Hz}}$	70.8 nV/ $\sqrt{\text{Hz}}$

When using the AD8138 in gain configurations where

$$rac{R_F}{R_G}$$

of one feedback network is unequal to

$$\frac{R_F}{R_G}$$

of the other network, there will be a differential output noise due to input-referred voltage in the $V_{\rm OCM}$ circuitry. The output noise is defined in terms of the following feedback terms (refer to Figure 2):

$$\beta_1 = \frac{R_G}{R_F + R_G}$$

for -OUT to +IN loop, and

$$\beta_2 = \frac{R_G}{R_F + R_G}$$

for +OUT to -IN loop. With these defined,

$$V_{nOUT,dm} = 2 V_{nIN,V_{OCM}} \left[\frac{\beta_1 - \beta_2}{\beta_1 + \beta_2} \right]$$

where $V_{nOUT,dm}$ is the output differential noise and $V_{nIN,V_{OCM}}$ is the input-referred voltage noise in V_{OCM}.

The Impact of Mismatches in the Feedback Networks

As mentioned previously, even if the external feedback networks (R_F/R_G) are mismatched, the internal common-mode feedback loop will still force the outputs to remain balanced. The amplitudes of the signals at each output will remain equal and 180° out of phase. The input-to-output differential-mode gain will vary proportionately to the feedback mismatch, but the output balance will be unaffected.

Ratio matching errors in the external resistors will result in a degradation of the circuit's ability to reject input common-mode signals, much the same as for a four-resistor difference amplifier made from a conventional op amp.

Also, if the dc levels of the input and output common-mode voltages are different, matching errors will result in a small differential-mode output offset voltage. For the G = 1 case, with a ground referenced input signal and the output common-mode level set for 2.5 V, an output offset of as much as 25 mV (1% of the difference in common-mode levels) can result if 1% tolerance resistors are used. Resistors of 1% tolerance will result in a worst-case input CMRR of about 40 dB, worst-case differential mode output offset of 25 mV due to 2.5 V level-shift, and no significant degradation in output balance error.

Calculating an Application Circuit's Input Impedance

The effective input impedance of a circuit such as the one in Figure 2, at $+D_{IN}$ and $-D_{IN}$, will depend on whether the amplifier is being driven by a single-ended or differential signal source. For balanced differential input signals, the input impedance $(R_{IN,dm})$ between the inputs $(+D_{IN} \text{ and } -D_{IN})$ is simply:

$$R_{IN,dm} = 2 \times R_G$$

In the case of a single-ended input signal (for example if $-D_{IN}$ is grounded and the input signal is applied to $+D_{IN}$), the input impedance becomes:

$$R_{IN,dm} = \left(\frac{R_G}{1 - \frac{R_F}{2 \times \left(R_G + R_F\right)}}\right)$$

The circuit's input impedance is effectively higher than it would be for a conventional op amp connected as an inverter because a fraction of the differential output voltage appears at the inputs as a common-mode signal, partially bootstrapping the voltage across the input resistor R_G .

Input Common-Mode Voltage Range in Single-Supply Applications

The AD8138 is optimized for level-shifting "ground" referenced input signals. For a single-ended input, this would imply, for example, that the voltage at $-D_{IN}$ in Figure 2 would be 0 V when the amplifier's negative power supply voltage (at V–) is also set to 0 V.

Setting the Output Common-Mode Voltage

The AD8138's V_{OCM} pin is internally biased at a voltage approximately equal to the midsupply point (average value of the voltages on V+ and V–). Relying on this internal bias will result in an output common-mode voltage that is within about 100 mV of the expected value.

In cases where more accurate control of the output common-mode level is required, it is recommended that an external source, or resistor divider (made up of 10 k Ω resistors), be used. The output common-mode offset listed in the Specifications section assumes the V_{OCM} input is driven by a low impedance voltage source.

Driving a Capacitive Load

A purely capacitive load can react with the pin and bondwire inductance of the AD8138, resulting in high frequency ringing in the pulse response. One way to minimize this effect is to place a small capacitor across each of the feedback resistors. The added capacitance should be small to avoid destabilizing the amplifier. An alternative technique is to place a small resistor in series with the amplifier's outputs as shown in TPC 23.

LAYOUT, GROUNDING, AND BYPASSING

As a high speed part, the AD8138 is sensitive to the PCB environment in which it has to operate. Realizing its superior specifications requires attention to various details of good high speed PCB design.

The first requirement is for a good solid ground plane that covers as much of the board area around the AD8138 as possible. The only exception to this is that the two input pins (Pins 1 and 8) should be kept a few millimeters from the ground plane, and ground should be removed from inner layers and the opposite side of the board under the input pins. This will minimize the stray capacitance on these nodes and help preserve the gain flatness versus frequency. The power supply pins should be bypassed as close as possible to the device to the nearby ground plane. Good high frequency ceramic chip capacitors should be used. This bypassing should be done with a capacitance value of 0.01 μF to 0.1 μF for each supply. Further away, low frequency bypassing should be provided with 10 μF tantalum capacitors from each supply to ground.

The signal routing should be short and direct to avoid parasitic effects. Wherever there are complementary signals, a symmetrical layout should be provided to the extent possible to maximize the balance performance. When running differential signals over a long distance, the traces on the PCB should be close together or any differential wiring should be twisted together to minimize the area of the loop that is formed. This will reduce the radiated energy and make the circuit less susceptible to interference.

BALANCED TRANSFORMER DRIVER

Transformers are among the oldest devices used to perform a single-ended-to-differential conversion (and vice versa). Transformers also can perform the additional functions of galvanic isolation, step-up or step-down of voltages, and impedance transformation. For these reasons, transformers will always find uses in certain applications.

However, when driving a transformer single-endedly and then looking at its output, there is a fundamental imbalance due to the parasitics inherent in the transformer. The primary (or driven) side of the transformer has one side at dc potential (usually ground), while the other side is driven. This can cause problems in systems that require good balance of the transformer's differential output signals.

If the interwinding capacitance (C_{STRAY}) is assumed to be uniformly distributed, a signal from the driving source will couple to the secondary output terminal that is closest to the primary's driven side. On the other hand, no signal will be coupled to the opposite terminal of the secondary because its nearest primary terminal is not driven (see Figure 3). The exact amount of this imbalance will depend on the particular parasitics of the transformer, but will mostly be a problem at higher frequencies.

The balance of a differential circuit can be measured by connecting an equal-valued resistive voltage divider across the differential outputs and then measuring the center point of the circuit with respect to ground. Since the two differential outputs are supposed to be of equal amplitude, but 180° opposite phase, there should be no signal present for perfectly balanced outputs.

The circuit in Figure 3 shows a Minicircuits T1-6T transformer connected with its primary driven single-endedly and the secondary connected with a precision voltage divider across its terminals. The voltage divider is made up of two 500 Ω , 0.005% precision resistors. The voltage V_{UNBAL}, which is also equal to the ac common-mode voltage, is a measure of how closely the outputs are balanced.

The plots in Figure 5 compare the transformer being driven single-endedly by a signal generator and being driven differentially using an AD8138. The top signal trace of Figure 5 shows the balance of the single-ended configuration, while the bottom

shows the differentially driven balance response. The 100 MHz balance is 35 dB better when using the AD8138.

The well-balanced outputs of the AD8138 will provide a drive signal to each of the transformer's primary inputs that are of equal amplitude and 180° out of phase. Thus, depending on how the polarity of the secondary is connected, the signals that conduct across the interwinding capacitance will either both assist the transformer's secondary signal equally, or both buck the secondary signals. In either case, the parasitic effect will be symmetrical and provide a well balanced transformer output (see Figure 5).




Figure 3. Transformer Single-Ended-to-Differential Converter Is Inherently Imbalanced




Figure 4. AD8138 Forms a Balanced Transformer Driver




Figure 5. Output Balance Error for Circuits of Figures 3 and 4

HIGH PERFORMANCE ADC DRIVING

The circuit in Figure 6 shows a simplified front-end connection for an AD8138 driving an AD9224, a 12-bit, 40 MSPS A/D converter. The ADC works best when driven differentially, which minimizes its distortion as described in its data sheet. The AD8138 eliminates the need for a transformer to drive the ADC and performs single-ended-to-differential conversion, common-mode level-shifting, and buffering of the driving signal.

The positive and negative outputs of the AD8138 are connected to the respective differential inputs of the AD9224 via a pair of 49.9 Ω resistors to minimize the effects of the switched-capacitor front end of the AD9224. For best distortion performance, it is run from supplies of ±5 V.

The AD8138 is configured with unity gain for a single-ended input-to-differential output. The additional 23 Ω , 523 Ω total, at the input to –IN is to balance the parallel impedance of the 50 Ω source and its 50 Ω termination that drives the noninverting input.

The signal generator has a ground-referenced, bipolar output, i.e., it drives symmetrically above and below ground. Connecting V_{OCM} to the CML pin of the AD9224 sets the output common-mode of the AD8138 at 2.5 V, which is the midsupply level for the AD9224. This voltage is bypassed by a 0.1 μ F capacitor.

The full-scale analog input range of the AD9224 is set to 4 V p-p, by shorting the SENSE terminal to AVSS. This has been determined to be the scaling to provide minimum harmonic distortion.

For the AD8138 to swing at 4 V p-p, each output swings 2 V p-p while providing signals that are 180° out of phase. With a common-mode voltage at the output of 2.5 V, this means that each AD8138 output will swing between 1.5 V and 3.5 V.

A ground-referenced 4 V p-p, 5 MHz signal at D_{IN} + was used to test the circuit in Figure 6. When the combined-device circuit was run with a sampling rate of 20 MSPS, the SFDR (spuriousfree dynamic range) was measured at -85 dBc.




Figure 6. AD8138 Driving an AD9224, a 12-Bit, 40 MSPS A/D Converter

3 V OPERATION

The circuit in Figure 7 shows a simplified front end connection for an AD8138 driving an AD9203, a 10-bit, 40 MSPS A/D converter that is specified to work on a single 3 V supply. The ADC works best when driven differentially to make the best use of the signal swing available within the 3 V supply. The appropriate outputs of the AD8138 are connected to the appropriate differential inputs of the AD9203 via a low-pass filter.

The AD8138 is configured for unity gain for a single-ended input to differential output. The additional 23 Ω at the input to –IN is to balance the impedance of the 50 Ω source and its 50 Ω termination that drives the noninverting input.

The signal generator has ground-referenced, bipolar output, i.e., it can drive symmetrically above and below ground. Even though the AD8138 has ground as its negative supply, it can still function as a level-shifter with such an input signal.

The output common mode is raised up to midsupply by the voltage divider that biases $V_{\rm OCM}$. In this way, the AD8138 provides dc coupling and level-shifting of a bipolar signal, without inverting the input signal.

The low-pass filter between the AD8138 and the AD9203 provides filtering that helps to improve the signal-to-noise ratio. Lower noise can be realized by lowering the pole frequency, but the bandwidth of the circuit will be lowered.




Figure 7. AD8138 Driving an AD9203, a 10-Bit, 40 MSPS A/D Converter

The circuit was tested with a -0.5 dBFS signal at various frequencies. Figure 8 shows a plot of the total harmonic distortion (THD) vs. frequency at signal amplitudes of 1 V and 2 V differential drive levels.




Figure 8. AD9203 THD @ -0.5 dBFS AD8138

Figure 9 shows the signal to noise plus distortion (SINAD) under the same conditions as above. For the smaller signal swing, the AD8138 performance is quite good, but its performance degrades when trying to swing too close to the supply rails.





Figure 9. AD9203 SINAD @ -0.5 dBFS AD8138

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC]

(**R-**8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters



Revision History

cation	Page
3—Data Sheet changed from REV. D to REV. E.	
anges to SPECIFICATIONS	2
anges to ORDERING GUIDE	4
anges to TPC 16	
anges to Table I	9
ded new paragraph after Table I	10
odated OUTLINE DIMENSIONS	14
2—Data Sheet changed from REV. C to REV. D.	
dition of TPC 35 and TPC 36	8
1—Data Sheet changed from REV. B to REV. C.	
its to SPECIFICATIONS	2
its to ORDERING GUIDE	4

C01073-0-3/03(E)