Single Supply, Rail-to-Rail Low Power FET-Input Op Amp

## FEATURES

True Single Supply Operation Output Swings Rail to Rail Input Voltage Range Extends below Ground Single Supply Capability from 3 V to 36 V Dual Supply Capability from $\pm 1.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$<br>High Load Drive<br>Capacitive Load Drive of 350 pF, G = +1<br>Minimum Output Current of 15 mA<br>Excellent AC Performance for Low Power 800 mA Max Quiescent Current per Amplifier Unity Gain Bandwidth: 1.8 MHz<br>Slew Rate of $3.0 \mathrm{~V} / \mathrm{ms}$

Good DC Performance
800 mV Max Input Offset Voltage
$2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ Typ Offset Voltage Drift
25 pA Max Input Bias Current
Low Noise
$13 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ @ 10 kHz
No Phase Inversion
APPLICATIONS
Battery-Powered Precision Instrumentation Photodiode Preamps
Active Filters
12- to 14-Bit Data Acquisition Systems
Medical Instrumentation
Low Power References and Regulators

## PRODUCT DESCRIPTION

The AD822 is a dual precision, low power FET input op amp that can operate from a single supply of 3.0 V to 36 V , or dual supplies of $\pm 1.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. It has true single supply capability


Figure 1. Input Voltage Noise vs. Frequency

REV. B

[^0] otherwise under any patent or patent rights of Analog Devices.

## CONNECTION DIAGRAM <br> 8-Lead Plastic DIP, MSOP, and SOIC


with an input voltage range extending below the negative rail, allowing the AD 822 to accommodate input signals below ground in the single supply mode. Output voltage swing extends to within 10 mV of each rail providing the maximum output dynamic range.
Offset voltage of $800 \mu \mathrm{~V}$ max, offset voltage drift of $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, input bias currents below 25 pA and low input voltage noise provide dc precision with source impedances up to a Gigaohm. 1.8 MHz unity gain bandwidth, -93 dB THD at 10 kHz and $3 \mathrm{~V} / \mu \mathrm{s}$ slew rate are provided with a low supply current of $800 \mu \mathrm{~A}$ per amplifier. The AD822 drives up to 350 pF of direct capacitive load as a follower, and provides a minimum output current of 15 mA . This allows the amplifier to handle a wide range of load conditions. This combination of ac and dc performance, plus the outstanding load drive capability, results in an exceptionally versatile amplifier for the single supply user.

The AD822 is available in two performance grades. The A and $B$ grades are rated over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
The AD822 is offered in three varieties of 8-lead package: Plastic DIP, MSOP, and SOIC.


Figure 2. Gain-of-2 Amplifier; $V_{S}=5,0, V_{I N}=2.5 \mathrm{~V}$ Sine Centered at $1.25 \mathrm{~V}, R_{L}=100 \mathrm{k} \Omega$

[^1]$\left(V_{S}=0,5 \mathrm{~V} @ T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.2 \mathrm{~V}\right.$ unless otherwise noted.)

$\left(\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0 \mathrm{~V}\right.$ unless otherwise noted. )


AD822-SPEGFIGATIONS $\left(V_{S}= \pm 15 \mathrm{~V}\right.$ @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ unless otherwise noted.)

|  | Conditions | AD822A |  |  | AD822B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | Min | Typ | Max | Min | Typ | Max |  |
| DC PERFORMANCE |  |  |  |  |  |  |  |  |
| Initial Offset |  | 0.4 |  | 2 |  | 0.3 | 1.5 | mV |
| Max Offset over Temperature |  |  | 0.5 | 3 |  | 0.5 | 2.5 | mV |
| Offset Drift |  |  | 2 |  |  | 2 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  | 2 | 25 |  | 2 | 12 | pA |
|  | $\mathrm{V}_{\mathrm{CM}}=-10 \mathrm{~V}$ |  | 40 |  |  | 40 |  | pA |
| at $\mathrm{T}_{\mathrm{MAX}}$ |  |  | 0.5 | 5 |  | 0.5 | 2.5 | nA |
| Input Offset Current |  |  | 2 | 20 |  | 2 | 12 | pA |
| at $\mathrm{T}_{\mathrm{MAX}}$ |  |  | 0.5 |  |  | 0.5 |  | nA |
| Open-Loop Gain | $\mathrm{V}_{\mathrm{O}}=+10 \mathrm{~V} \text { to }-10 \mathrm{~V}$ |  |  |  |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ | 500 | 2000 |  | 500 | 2000 |  |  |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $500$ |  |  | $500$ |  |  | $\mathrm{V} / \mathrm{mV}$ |
|  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $100$ | 500 |  | 100 | 500 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 100 |  |  | 100 |  |  | $\mathrm{V} / \mathrm{mV}$ |
|  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 30 | 45 |  | 30 | 45 |  | $\mathrm{V} / \mathrm{mV}$ |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 20 |  |  | 20 |  |  |  |
| NOISE/HARMONIC PERFORMANCE |  |  |  |  |  |  |  |  |
| Input Voltage Noise |  |  |  |  |  |  |  |  |
| 0.1 Hz to 10 Hz |  |  | 2 |  |  | 2 |  |  |
| $\mathrm{f}=10 \mathrm{~Hz}$ |  |  | 25 |  |  | 25 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=100 \mathrm{~Hz}$ |  |  | 21 |  |  | 21 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=1 \mathrm{kHz}$ |  |  | 16 |  |  | 16 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{f}=10 \mathrm{kHz}$ |  |  | 13 |  |  | 13 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Current Noise |  |  |  |  |  |  |  |  |
| 0.1 Hz to 10 Hz |  |  | 18 |  |  | 18 |  | fA p-p |
| $\mathrm{f}=1 \mathrm{kHz}$ |  |  | 0.8 |  |  | 0.8 |  | $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| Harmonic Distortion | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  |  |  |  |  |  |  |
| $\mathrm{f}=10 \mathrm{kHz}$ | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ |  | -85 |  |  | -85 |  | dB |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |
| Unity Gain Frequency |  |  | 1.9 |  |  | 1.9 |  | MHz |
| Full Power Response | $\mathrm{V}_{\text {O }} \mathrm{p}-\mathrm{p}=20 \mathrm{~V}$ |  | 45 |  |  | 45 |  | kHz |
| Slew Rate |  |  | 3 |  |  | 3 |  | V/ $\mu \mathrm{s}$ |
| Settling Time |  |  |  |  |  |  |  |  |
| to $0.1 \%$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ to $\pm 10 \mathrm{~V}$ |  | $4.1$ |  |  | 4.1 |  | $\mu \mathrm{s}$ |
|  |  |  | $4.5$ |  |  | 4.5 |  | $\mu \mathrm{s}$ |
| MATCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Initial Offset |  |  |  | 3 |  |  | 2 | mV |
| Max Offset over Temperature |  |  |  | 4 |  |  | 2.5 |  |
| Offset Drift |  |  | 3 |  |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  |  |  | 25 |  |  | 12 | pA |
| Crosstalk @ $\mathrm{f}=1 \mathrm{kHz}$ | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ |  | -130 |  |  | -130 |  | dB |
| $\mathrm{f}=100 \mathrm{kHz}$ |  |  | -93 |  |  | -93 |  | dB |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Common-Mode Voltage Range ${ }^{2}$ |  | -15.2 |  | +14 | -15.2 |  | +14 | V |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | -15.2 |  | +14 | -15.2 |  | +14 | V |
| CMRR | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ to +12 V |  | 80 |  |  | 90 |  |  |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  |  |  |  |  | $\mathrm{dB}$ |
| Input Impedance |  |  |  |  |  |  |  |  |
| Differential |  |  | $10^{13} \mid 0.5$ |  |  |  |  | $\Omega \\| \mathrm{pF}$ |
| Common Mode |  |  | $10^{13}\| \| 2.8$ |  |  |  |  | $\Omega \\| \mathrm{pF}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Output Saturation Voltage ${ }^{3}$ |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{I}_{\text {SINK }}=20 \mu \mathrm{~A}$ |  | 5 | 7 |  | 5 | 7 | mV |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | 10 |  |  | $10$ | $\mathrm{mV}$ |
| $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {SOURCE }}=20 \mu \mathrm{~A}$ |  | 10 | 14 |  | 10 | $14$ | $\mathrm{mV}$ |
| $\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }}$ |  |  |  | 20 |  |  | 20 | mV |
| $\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{I}_{\text {SINK }}=2 \mathrm{~mA}$ |  | 40 | 55 |  | 40 | 55 | mV |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | 80 |  |  | 80 | mV |
| $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {SOURCE }}=2 \mathrm{~mA}$ |  | 80 | 110 |  | 80 | 110 | $\mathrm{mV}$ |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | 160 |  |  | 160 | mV |
| $\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}$ | $\mathrm{I}_{\text {SINK }}=15 \mathrm{~mA}$ |  | 300 | 500 |  | 300 | $500$ | mV |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | $1000$ |  |  | 1000 | $\mathrm{mV}$ |
| $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {SOURCE }}=15 \mathrm{~mA}$ |  | 800 | 1500 |  | 800 | 1500 | $\mathrm{mV}$ |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | 1900 |  |  | 1900 | mV |
| Operating Output Current |  | $20$ |  |  | $20$ |  |  | $\mathrm{mA}$ |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 15 |  |  | 15 |  |  | mA |
| Capacitive Load Drive |  |  | 350 |  |  | 350 |  | pF |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Quiescent Current $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | $1.4$ | 1.8 |  |  | 1.8 |  |
| Power Supply Rejection | $\mathrm{V}_{\mathrm{S}}+=5 \mathrm{~V}$ to 15 V | 70 | 80 |  | 70 | 80 |  | dB |
| $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 70 |  |  | 70 |  |  | dB |

( $\mathrm{V}_{\mathrm{S}}=0,3 \mathrm{~V} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.2 \mathrm{~V}$ unless otherwise noted.)

| Parameter | Conditions | Typ | Unit |
| :---: | :---: | :---: | :---: |
| DC PERFORMANCE <br> Initial Offset <br> Max Offset over Temperature <br> Offset Drift <br> Input Bias Current <br> at $\mathrm{T}_{\mathrm{MAX}}$ <br> Input Offset Current <br> at $\mathrm{T}_{\mathrm{MAX}}$ <br> Open-Loop Gain <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \text { to } 2 \mathrm{~V} \\ & \\ & \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{~V} \text { to } 2 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | 0.2 0.5 1 2 0.5 2 0.5 1000 150 30 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ & \mathrm{pA} \\ & \mathrm{nA} \\ & \mathrm{pA} \\ & \mathrm{nA} \\ & \mathrm{~V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| NOISE/HARMONIC PERFORMANCE <br> Input Voltage Noise <br> 0.1 Hz to 10 Hz <br> $\mathrm{f}=10 \mathrm{~Hz}$ <br> $\mathrm{f}=100 \mathrm{~Hz}$ <br> $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{f}=10 \mathrm{kHz}$ <br> Input Current Noise <br> 0.1 Hz to 10 Hz <br> $\mathrm{f}=1 \mathrm{kHz}$ <br> Harmonic Distortion $\mathrm{f}=10 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } 1.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}= \pm 1.25 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2 \\ & 25 \\ & 21 \\ & 16 \\ & 13 \\ & \\ & 18 \\ & 0.8 \\ & \\ & -92 \\ & \hline \end{aligned}$ | $\mu \mathrm{V}$ p-p $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> fA p-p $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ $\qquad$ |
| DYNAMIC PERFORMANCE <br> Unity Gain Frequency <br> Full Power Response <br> Slew Rate <br> Settling Time <br> to $0.1 \%$ <br> to $0.01 \%$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}} \mathrm{p}-\mathrm{p}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.2 \mathrm{~V} \text { to } 2.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 240 \\ & 3 \\ & 1 \\ & 1 \\ & 1.4 \end{aligned}$ | MHz <br> kHz <br> V/ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| ```MATCHING CHARACTERISTICS Initial Offset Max Offset over Temperature Offset Drift Input Bias Current Crosstalk@f=1 kHz f}=100\textrm{kHz``` | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | $\begin{aligned} & 2 \\ & -130 \\ & -93 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> dB |
| INPUT CHARACTERISTICS <br> Common-Mode Voltage Range ${ }^{2}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> CMRR <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Input Impedance <br> Differential <br> Common Mode | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ to 1 V | 74 $\begin{aligned} & 10^{13}\| \| 0.5 \\ & 10^{13} \\| 2.8 \end{aligned}$ | dB <br> $\Omega \\| \mathrm{pF}$ <br> $\Omega \\| \mathrm{pF}$ |
| ```OUTPUT CHARACTERISTICS Output Saturation Voltage \({ }^{3}\) \(\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \(\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\mathrm{MAX}}\) \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \(\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) \(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}\) \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) Operating Output Current \(\mathrm{T}_{\text {MIN }}\) to \(\mathrm{T}_{\text {MAX }}\) Capacitive Load Drive``` | $\begin{aligned} & \mathrm{I}_{\text {SINK }}=20 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SOURCE }}=20 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {SINK }}=2 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=2 \mathrm{~mA} \\ & \mathrm{I}_{\text {SINK }}=10 \mathrm{~mA} \\ & \mathrm{I}_{\text {SOURCE }}=10 \mathrm{~mA} \end{aligned}$ | 5 <br> 10 <br> 40 <br> 80 <br> 200 <br> 500 <br> 350 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLY <br> Quiescent Current $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Power Supply Rejection <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\mathrm{V}_{\mathrm{S}}+=3 \mathrm{~V}$ to 15 V | $\begin{aligned} & 1.24 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~dB} \end{aligned}$ |

## AD822-SPECIFICATIONS

## NOTES

${ }^{1}$ See standard military drawing for 883 B specifications.
${ }^{2}$ This is a functional specification. Amplifier bandwidth decreases when the input common-mode voltage is driven in the range $\left(+V_{S}-1 \mathrm{~V}\right)$ to $+\mathrm{V}_{\mathrm{S}}$. Common-mode error voltage is typically less than 5 mV with the common-mode voltage set at 1 volt below the positive supply.
${ }^{3} \mathrm{~V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{EE}}$ is defined as the difference between the lowest possible output voltage $\left(\mathrm{V}_{\mathrm{OL}}\right)$ and the minus voltage supply rail $\left(\mathrm{V}_{\mathrm{EE}}\right)$.
$\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OH}}$ is defined as the difference between the highest possible output voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and the positive supply voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$.
Specifications subject to change without notice.

| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ |
| :---: |
| Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 18 \mathrm{~V}$ |
| Internal Power Dissipation |
| Plastic DIP (N) . . . . . . . . . . . . . Observe Derating Curves |
| SOIC (R) . . . . . . . . . . . . . . . . . . Observe Derating Curves |
| Input Voltage . . . . . . . . . . . . ( $\left.+\mathrm{V}_{\mathrm{S}}+0.2 \mathrm{~V}\right)$ to $-\left(20 \mathrm{~V}+\mathrm{V}_{\mathrm{S}}\right)$ |
| Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite |
| Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$ |
| Storage Temperature Range (N) ........ . $65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range ( $\mathrm{R}, \mathrm{RM}$ ) . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |
| AD822A/B . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering 60 sec ) . . . . . . . $260{ }^{\circ} \mathrm{C}$ |
| NOTES |
| ${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. |
| ${ }^{2} 8$-Lead Plastic DIP Package: $\theta_{\mathrm{JA}}=90^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8 -Lead SOIC Package: $\theta_{\text {JA }}=160^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8 -Lead MSOP Package: $\theta_{\mathrm{J} A}=190^{\circ} \mathrm{C} / \mathrm{W}$ |

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD822 is limited by the associated rise in junction temperature. For plastic packages, the maximum safe junction temperature is $145^{\circ} \mathrm{C}$. If these maximums are exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the "overheated" condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves shown in TPC 24.
While the AD822 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature is not exceeded under all conditions. With power supplies $\pm 12 \mathrm{~V}$ (or less) at an ambient temperature of $25^{\circ} \mathrm{C}$ or less, if the output node is shorted to a supply rail, then the amplifier will not be destroyed, even if this condition persists for an extended period.

## ORDERING GUIDE

| Mode1* | Temperature Range | Package Description | Package <br> Option | Branding <br> Information |
| :--- | :--- | :--- | :--- | :--- |
| AD822AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead PDIP | N-8 |  |
| AD822AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | R-8 |  |
| AD822ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Mini_SOIC | RM-8 | B4A |
| AD822BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC | R-8 |  |

*SPICE model is available at www.analog.com.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD822 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


TPC 1. Typical Distribution of Offset Voltage (390 Units)


TPC 2. Typical Distribution of Offset Voltage Drift (100 Units)


TPC 3. Typical Distribution of Input Bias Current (213 Units)


TPC 4. Input Bias Current vs. Common-Mode Voltage; $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$ and $V_{S}= \pm 5 \mathrm{~V}$


TPC 5. Input Bias Current vs. Common-Mode Voltage; $V_{S}= \pm 15 \mathrm{~V}$


TPC 6. Input Bias Current vs. Temperature; $V_{S}=5 \mathrm{~V}$, $V_{C M}=0$


TPC 7. Open-Loop Gain vs. Load Resistance


TPC 8. Open-Loop Gain vs. Temperature


TPC 9. Input Error Voltage vs. Output Voltage for Resistive Loads


TPC 10. Input Error Voltage with Output Voltage within 300 mV of Either Supply Rail for Various Resistive Loads; $V_{S}= \pm 5 \mathrm{~V}$


TPC 11. Input Voltage Noise vs. Frequency


TPC 12. Total Harmonic Distortion vs. Frequency


TPC 13. Open-Loop Gain and Phase Margin vs. Frequency


TPC 14. Output Impedance vs. Frequency


TPC 15. Output Swing and Error vs. Settling Time


TPC 16. Common-Mode Rejection vs. Frequency


TPC 17. Absolute Common-Mode Error vs. CommonMode Voltage from Supply Rails ( $V_{S}-V_{C M}$ )


TPC 18. Output Saturation Voltage vs. Load Current


TPC 19. Output Saturation Voltage vs. Temperature


TPC 20. Short Circuit Current Limit vs. Temperature


TPC 21. Quiescent Current vs. Supply Voltage vs. Temperature


TPC 22. Power Supply Rejection vs. Frequency


TPC 23. Large Signal Frequency Response


TPC 24. Maximum Power Dissipation vs. Temperature for Plastic Packages


TPC 25. Crosstalk vs. Frequency


TPC 26. Unity-Gain Follower


TPC 27. 20 V p-p, 25 kHz Sine Wave Input; Unity Gain Follower; $R_{L}=600 \Omega, V_{S}= \pm 15 \mathrm{~V}$


TPC 28. Crosstalk Test Circuit


TPC 29. Large Signal Response Unity Gain Follower; $V_{S}= \pm 15 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$


TPC 30. Small Signal Response Unity Gain Follower; $V_{S}= \pm 15 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$


TPC 31. $V_{s}=5$ V, 0 V; Unity Gain Follower Response to $0 V$ to $4 V$ Step


TPC 32. Unity Gain Follower


TPC 33. Gain-of-Two Inverter


TPC 34. $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$; Unity Gain Follower Response to $0 V$ to 5 V Step


TPC 35. $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$; Unity Gain Follower Response, to 40 mV Step Centered 40 mV Above Ground, $R_{L}=10 \mathrm{k} \Omega$


TPC 36. $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$; Gain-of-Two Inverter Response to 20 mV Step, Centered 20 mV Below Ground, $R_{L}=10 \mathrm{k} \Omega$


TPC 37. $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$; Gain-of-Two Inverter Response to 2.5 V Step Centered -1.25 V Below Ground, $R_{L}=10 \mathrm{k} \Omega$


TPC 38. $V_{S}=3 \mathrm{~V}, 0 \mathrm{~V}$; Gain-of-Two Inverter, $V_{I N}=1.25 \mathrm{~V}$, 25 kHz , Sine Wave Centered at $-0.75 \mathrm{~V}, R_{L}=600 \Omega$

(a)

(b)


TPC 39. (a) Response with $R_{P}=0 ; V_{I N}$ from 0 to $+V_{S}$
(b) $V_{I N}=0$ to $+V_{S}+200 \mathrm{mV}$
$V_{\text {OUT }}=0$ to $+V_{S}$
$R_{P}=49.9 \mathrm{k} \Omega$

## AD822

## APPLICATION NOTES

## INPUT CHARACTERISTICS

In the AD822, n-channel JFETs are used to provide a low offset, low noise, high impedance input stage. Minimum input commonmode voltage extends from 0.2 V below $-\mathrm{V}_{\mathrm{S}}$ to 1 V less than $+\mathrm{V}_{\mathrm{S}}$. Driving the input voltage closer to the positive rail will cause a loss of amplifier bandwidth (as can be seen by comparing the large signal responses shown in TPCs 31 and 34) and increased common-mode voltage error as illustrated in TPC 17.
The AD822 does not exhibit phase reversal for input voltages up to and including $+V_{\mathrm{s}}$. TPC 39a shows the response of an AD822 voltage follower to a 0 V to $5 \mathrm{~V}\left(+\mathrm{V}_{\mathrm{S}}\right)$ square wave input. The input and output are superimposed. The output tracks the input up to $+\mathrm{V}_{\mathrm{S}}$ without phase reversal. The reduced bandwidth above a 4 V input causes the rounding of the output wave form. For input voltages greater than $+V_{S}$, a resistor in series with the AD822's noninverting input will prevent phase reversal, at the expense of greater input voltage noise. This is illustrated in TPC 39b.
Since the input stage uses n -channel JFETs, input current during normal operation is negative; the current flows out from the input terminals. If the input voltage is driven more positive than $+\mathrm{V}_{\mathrm{S}}-0.4 \mathrm{~V}$, the input current will reverse direction as internal device junctions become forward biased. This is illustrated in TPC 4.
A current limiting resistor should be used in series with the input of the AD822 if there is a possibility of the input voltage exceeding the positive supply by more than 300 mV , or if an input voltage will be applied to the AD 822 when $\pm \mathrm{V}_{\mathrm{S}}=0$. The amplifier will be damaged if left in that condition for more than 10 seconds. A $1 \mathrm{k} \Omega$ resistor allows the amplifier to withstand up to 10 V of continuous overvoltage, and increases the input voltage noise by a negligible amount.
Input voltages less than $-\mathrm{V}_{\mathrm{S}}$ are a completely different story. The amplifier can safely withstand input voltages 20 V below the minus supply voltage as long as the total voltage from the positive supply to the input terminal is less than 36 V . In addition, the input stage typically maintains picoamp level input currents across that input voltage range.
The AD822 is designed for $13 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ wideband input voltage noise and maintains low noise performance to low frequencies (refer to TPC 11). This noise performance, along with the AD822's low input current and current noise means that the AD822 contributes negligible noise for applications with source resistances greater than $10 \mathrm{k} \Omega$ and signal bandwidths greater than 1 kHz . This is illustrated in Figure 3.


Figure 3. Total Noise vs. Source Impedance

## OUTPUT CHARACTERISTICS

The AD822 s unique bipolar rail-to-rail output stage swings within 5 mV of the minus supply and 10 mV of the positive supply with no external resistive load. The AD822's approximate output saturation resistance is $40 \Omega$ sourcing and $20 \Omega$ sinking. This can be used to estimate output saturation voltage when driving heavier current loads. For instance, when sourcing 5 mA , the saturation voltage to the positive supply rail will be 200 mV , when sinking 5 mA , the saturation voltage to the minus rail will be 100 mV .

The amplifier's open-loop gain characteristic will change as a function of resistive load, as shown in TPCs 7 through 10. For load resistances over $20 \mathrm{k} \Omega$, the AD822's input error voltage is virtually unchanged until the output voltage is driven to 180 mV of either supply.
If the AD822's output is overdriven so as to saturate either of the output devices, the amplifier will recover within $2 \mu \mathrm{~s}$ of its input returning to the amplifier's linear operating region.
Direct capacitive loads will interact with the amplifier's effective output impedance to form an additional pole in the amplifier's feedback loop, which can cause excessive peaking on the pulse response or loss of stability. Worst-case is when the amplifier is used as a unity gain follower. Figure 4 shows the AD822's pulse response as a unity gain follower driving 350 pF . This amount of overshoot indicates approximately 20 degrees of phase margin-the system is stable, but is nearing the edge. Configurations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects. Figure 5 is a plot of capacitive load that will result in a 20 degree phase margin versus noise gain for the AD822. Noise gain is the inverse of the feedback attenuation factor provided by the feedback network in use.


Figure 4. Small Signal Response of AD822 as Unity Gain Follower Driving 350 pF


Figure 5. Capacitive Load Tolerance vs. Noise Gain

Figure 6 shows a method for extending capacitance load drive capability for a unity gain follower. With these component values, the circuit will drive $5,000 \mathrm{pF}$ with a $10 \%$ overshoot.


Figure 6. Extending Unity Gain Follower Capacitive Load Capability Beyond 350 pF

## APPLICATIONS

## Single Supply Voltage-to-Frequency Converter

The circuit shown in Figure 7 uses the AD822 to drive a low power timer, which produces a stable pulse of width $t_{1}$. The positive going output pulse is integrated by R1-C1 and used as one input to the AD822, which is connected as a differential integrator. The other input (nonloading) is the unknown voltage, $\mathrm{V}_{\text {IN }}$. The AD822 output drives the timer trigger input, closing the overall feedback loop.


Figure 7. Single Supply Voltage-to-Frequency Converter

Typical AD822 bias currents of 2 pA allow megohm-range source impedances with negligible dc errors. Linearity errors on the order of $0.01 \%$ full scale can be achieved with this circuit. This performance is obtained with a 5 V single supply which delivers less than 1 mA to the entire circuit.

Single Supply Programmable Gain Instrumentation Amplifier The AD822 can be configured as a single supply instrumentation amplifier that is able to operate from single supplies down to 3 V , or dual supplies up to $\pm 15 \mathrm{~V}$. Using only one AD822 rather than three separate op amps, this circuit is cost and power efficient. AD822 FET inputs' 2 pA bias currents minimize offset errors caused by high unbalanced source impedances.
An array of precision thin-film resistors sets the in amp gain to be either 10 or 100 . These resistors are laser-trimmed to ratio match to $0.01 \%$, and have a maximum differential TC of $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

Table I. AD822 In Amp Performance

| Parameters | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, 0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ |
| :---: | :---: | :---: |
| CMRR | 74 dB | 80 dB |
| Common-Mode |  |  |
| Voltage Range | -0.2 V to +2 V | -5.2 V to +4 V |
| 3 dB BW, G $=10$ | 180 kHz | 180 kHz |
| $G=100$ | 18 kHz | 18 kHz |
| $\mathrm{t}_{\text {SETTLING }}$ |  |  |
| 2 V Step $\left(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, 3 \mathrm{~V}\right)$ | $2 \mu \mathrm{~s}$ |  |
| $5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V}\right)$ |  | $5 \mu \mathrm{~s}$ |
| Noise @ $\mathrm{f}=1 \mathrm{kHz}, \mathrm{G}=10$ | $270 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $270 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $G=100$ | $2.2 \mu \mathrm{~V} / \sqrt{\mathrm{Hz}}$ | $2.2 \mu \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{I}_{\text {SUPPLY }}$ (Total) | 1.10 mA | 1.15 mA |



Figure 8a. Pulse Response of In Amp to a 500 mV p-p Input Signal; $V_{S}=5 \mathrm{~V}, 0 \mathrm{~V}$; Gain $=10$


Figure 8b. A Single Supply Programmable Instrumentation Amplifier


Figure 9. 3 V Single Supply Stereo Headphone Driver

## 3 V, Single Supply Stereo Headphone Driver

The AD822 exhibits good current drive and THD + N performance, even at 3 V single supplies. At 1 kHz , total harmonic distortion plus noise (THD +N ) equals $-62 \mathrm{~dB}(0.079 \%)$ for a 300 mV p-p output signal. This is comparable to other single supply op amps which consume more power and cannot run on 3 V power supplies.
In Figure 9, each channel's input signal is coupled via a $1 \mu \mathrm{~F}$ Mylar capacitor. Resistor dividers set the dc voltage at the noninverting inputs so that the output voltage is midway between the power supplies ( 1.5 V ). The gain is 1.5 . Each half of the AD822 can then be used to drive a headphone channel. A 5 Hz high-pass filter is realized by the $500 \mu \mathrm{~F}$ capacitors and the headphones, which can be modeled as $32 \Omega$ load resistors to ground. This ensures that all signals in the audio frequency range $(20 \mathrm{~Hz}-$ 20 kHz ) are delivered to the headphones.

## Low Dropout Bipolar Bridge Driver

The AD822 can be used for driving a $350 \Omega$ Wheatstone bridge. Figure 10 shows one half of the AD822 being used to buffer the AD589-a 1.235 V low power reference. The output of 4.5 V can be used to drive an A/D converter front end. The other half of the AD822 is configured as a unity-gain inverter, and generates the other bridge input of -4.5 V . Resistors R1 and R2 provide a constant current for bridge excitation. The AD620 low power instrumentation amplifier is used to condition the differential output voltage of the bridge. The gain of the AD620 is programmed using an external resistor $R_{G}$, and determined by:

$$
G=\frac{49.4 k \Omega}{R_{G}}+1
$$



Figure 10. Low Dropout Bipolar Bridge Driver

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


## 8-Lead Mini_SOIC <br> RM-8


Location ..... Page
Data sheet changed from REV. A to REV. B and all figures updated.
Cerdip References removed ..... 1, 6, 18
Additions to Product Description .....  1
8-Lead SOIC and 8-Lead MSOP Diagrams added ..... 1
Deletion of AD822S column ..... 2-5
Edits to Absolute Maximum Ratings and Ordering Guide ..... 6
Removed Metalization Photograph ..... 6
RM-8 Package added to Outline Dimensions ..... 18


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or

[^1]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700
    www.analog.com
    Fax: 781/326-8703
    © Analog Devices, Inc., 2001

