

Dual, Low Power Video Op Amp

AD828

FEATURES

Excellent Video Performance
Differential Gain & Phase Error of 0.01% & 0.05°
High Speed

130 MHz 3 dB Bandwidth (G = +2)

450 V/μs Slew Rate

80 ns Settling Time to 0.01%

Low Power

15 mA Max Power Supply Current

High Output Drive Capability:

50 mA Minimum Output Current per Amplifier Ideal for Driving Back Terminated Cables

Flexible Power Supply

Specified for +5 V, ± 5 V and ± 15 V Operation ± 3.2 V min Output Swing into a 150 Ω Load


 $(V_S = \pm 5 V)$

Excellent DC Performance

2.0 mV Input Offset Voltage

Available in 8-Pin SOIC and 8-Pin Plastic Mini-DIP


FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD828 is a low cost, dual video op amp optimized for use in video applications which require gains of +2 or greater and high output drive capability, such as cable driving. Due to its low power and single supply functionality, along with excellent differential gain and phase errors, the AD828 is ideal for power sensitive applications such as video cameras and professional video equipment.

With video specs like 0.1 dB flatness to 40 MHz and low differential gain and phase errors of 0.01% and 0.05°, along with 50 mA of output current per amplifier, the AD828 is an excellent choice for any video application. The 130 MHz gain bandwidth and 450 V/ μ s slew rate make the AD828 useful in many high speed applications including: video monitors, CATV, color copiers, image scanners and fax machines.




AD828 Video Line Driver

The AD828 is fully specified for operation with a single +5 V power supply and with dual supplies from ± 5 V to ± 15 V. This power supply flexibility, coupled with a very low supply current of 15 mA and excellent ac characteristics under all power supply conditions, make the AD828 the ideal choice for many demanding yet power sensitive applications.

The AD828 is a voltage feedback op amp which excels as a gain stage (gains >+2) or active filter in high speed and video systems and achieves a settling time of 45 ns to 0.1%, with a low input offset voltage of 2 mV max.

The AD828 is available in low cost, small 8-pin plastic mini-DIP and SOIC packages.



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$AD828 - SPECIFICATIONS \ \ (@\ T_A = +25^{\circ}C, \ unless \ otherwise \ noted)$

Parameter			1		AD828		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Conditions	V _s	Min		Max	Units
$ \begin{array}{c} -3 \text{ dB Bandwidth} \\ -3 dB Bandw$			- 5		JI		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Cain - +2	+5 V	60	85		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-5 dD Dandwidth	Gain = +£					MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Gain = -1		1			MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1 1				MHz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							MHz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Bandwidth for 0.1 dB Flatness						MHz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$C_C = 1 \text{ pF}$		30			MHz
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				10			MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			±5 V	15	25		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$C_C = 1 \text{ pF}$	±15 V	30	50		MHz
$Slew Rate & \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0, +5 V	10	19		MHz
$Slew Rate & \begin{array}{c} R_{LOAD} = 500 \ \Omega \\ V_{OUT} = = 20 \ V + P \\ R_{LOAD} = 1 \ k\Omega \\ R_{CAD} = 1 \ k\Omega \\ R_{C$	Full Power Bandwidth ¹	$V_{OUT} = 5 \text{ V p-p}$					
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		$R_{LOAD} = 500 \Omega$	±5 V		22.3		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$V_{OUT} = 20 \text{ V p-p}$					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$R_{LOAD} = 1 \text{ kO}$	+15 V		7.2		MHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Slew Rate			300			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Siew ivate						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Gaill = -1					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Cattling Time to 0.10/	2 5 V to +2 5 V		200			1 '
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Setting Time to 0.1%						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$. 0.010/						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	to 0.01%	-2.5 V to +2.5 V					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		0 V-10 V Step, $A_V = -1$	±15 V		80		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NOISE/HARMONIC PERFORMANCE						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$F_C = 1 \text{ MHz}$	+15 V		-78		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							nV/√Hz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							pA/√Hz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						0.02	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$(R_L = 130 22)$	Galli = +2				0.03	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D:((:	NITCC				0.00	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							Degrees
$ \begin{array}{ c c c c c } \hline DC \ PERFORMANCE \\ Input \ Offset \ Voltage \\ \hline \\ Offset \ Drift \\ Input \ Bias \ Current \\ \hline \\ Input \ Offset \ Drift \\ Input \ Bias \ Current \\ \hline \\ Input \ Offset \ Current \\ \hline \\ Offset \ Current \\ \hline \\ Offset \ Current \ Drift \\ Open \ Loop \ Gain \\ \hline \\ \hline \\ & & & & & & & & & & & & & & &$	$(R_{\rm L} = 150 \ \Omega)$	Gain = +2				0.1	Degrees
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			0, +3 V		0.1		Degrees
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Offset Voltage		$\pm 5 \text{ V}, \pm 15 \text{ V}$		0.5	2	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		T_{MIN} to T_{MAX}				3	mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Offset Drift	Will I			10		μV/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			±5 V. ±15 V			6.6	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		TMIN	, -,, .				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Type					μΔ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Innut Offset Current	MAX	+5 V +15 V		25		nΔ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	input onset ourrent	T to T	±0 V, ±10 V		20		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Offset Current Drift	1 MIN to 1 MAX			0.3	300	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V 195V	1 E V		0.3		IIA/ C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Open Loop Gam		±3 V	9	5		17/2217
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					Э		V/mV
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							V/mV
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				2	4		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			±15 V		_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					9		V/mV
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		T_{MIN} to T_{MAX}		2.5			V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			±15 V				
				3	5		V/mV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPLIT CHARACTERISTICS						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					300		kO
Input Common-Mode Voltage Range ±5 V +3.8 +4.3 V							
			+5 W	,20			Pr
1 1 0 7 0 4 1 37	input Common-wode voltage Kange		±3 V				
-2.7 -3.4 V			1 1 5 7				
$\pm 15 \text{ V}$ $+13$ $+14.3$ V			±15 V				
-12 -13.4 V							1
0, +5 V $+3.8 +4.3$ V			0, +5 V				
+1.2 +0.9 V					+0.9		1
	Common-Mode Rejection Ratio	$V_{\rm CM}$ = +2.5 V, $T_{\rm MIN}$ to $T_{\rm MAX}$	±5 V	82	100		dB
	Č		±15 V	86	120		dB
Common-Mode Rejection Ratio $V_{CM} = +2.5 \text{ V}, T_{MIN} \text{ to } T_{MAX} \pm 5 \text{ V}$ 82 100 dB		T_{MIN} to T_{MAX}	±15 V	84	100		dB
	Common-wode kejection katio			1			
Common-Mode Rejection Ratio $V_{CM} = +2.5 \text{ V}, T_{MIN} \text{ to } T_{MAX} \pm 5 \text{ V}$ 82 100 dB							1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		I MIN to I MAX	T19 V	84	100		ub

-2-

Parameter	Conditions	Vs	Min	Тур	Max	Units
OUTPUT CHARACTERISTICS						
Output Voltage Swing	$R_{LOAD} = 500 \Omega$	±5 V	3.3	3.8		±V
1 0 0	$R_{LOAD} = 150 \Omega$	±5 V	3.2	3.6		±V
	$R_{LOAD} = 1 \text{ k}\Omega$	±15 V	13.3	13.7		±V
	$R_{LOAD} = 500 \Omega$	±15 V	12.8	13.4		±V
	LOAD		+1.5,			
	$R_{I,OAD} = 500 \Omega$	0, +5 V	+3.5			±V
Output Current	LOAD	±15 V	50			mA
1		±5 V	40			mA
		0, +5 V	30			mA
Short-Circuit Current		±15 V		90		mA
Output Resistance	Open Loop			8		Ω
MATCHING CHARACTERISTICS						
Dynamic						
Crosstalk	f = 5 MHz	±15 V		-80		dB
Gain Flatness Match	G = +1, f = 40 MHz	±15 V		0.2		dB
Skew Rate Match	G = -1	±15 V		10		V/µs
DC						
Input Offset Voltage Match	T_{MIN} to T_{MAX}	±5 V, ±15 V		0.5	2	mV
Input Bias Current Match	T _{MIN} to T _{MAX}	±5 V, ±15 V		0.06	0.8	μA
Open-Loop Gain Match	$V_O = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega, T_{MIN} \text{ to } T_{MAX}$	±15 V		0.01	0.15	mV/V
Common-Mode Rejection Ratio Match	$V_{CM} = \pm 12 \text{ V}, T_{MIN} \text{ to } T_{MAX}$	±15 V	80	100		dB
Power Supply Rejection Ratio Match	± 5 V to ± 15 V, T_{MIN} to T_{MAX}		80	100		dB
POWER SUPPLY						
Operating Range	Dual Supply		± 2.5		± 18	V
1 0 0	Single Supply		+5		+36	V
Quiescent Current		±5 V		14.0	15	mA
•	T_{MIN} to T_{MAX}	±5 V		14.0	15	mA
	T _{MIN} to T _{MAX}	±5 V			15	mA
Power Supply Rejection Ratio	$V_S = \pm 5 \text{ V to } \pm 15 \text{ V}, T_{MIN} \text{ to } T_{MAX}$		80	90		dB

NOTES

 $^1Full\ power\ bandwidth$ = slew rate/2 $\pi\ V_{PEAK}.$ Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	± 18 V
Internal Power Dissipation ²	
Plastic DIP (N)	See Derating Curves
Small Outline (R)	See Derating Curves
Input Voltage (Common Mode)	$\dots\dots\pm V_S$
Differential Input Voltage	$\ldots \ldots \pm 6~V$
Output Short Circuit Duration	See Derating Curves
Storage Temperature Range (N, R)	65°C to +125°C
Operating Temperature Range	-40° C to $+85^{\circ}$ C
Lead Temperature Range (Soldering 10 se	c) +300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Specification is for device in free air:


8-Pin Plastic DIP Package: $\theta_{JA}=100^{\circ}\text{C/Watt}$ 8-Pin SOIC Package: $\theta_{JA}=155^{\circ}\text{C/Watt}$

CAUTION____

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD828 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ORDERING GUIDE

Model		Package Description	Package Option
AD828AN	-40°C to +85°C		N-8
AD828AR	-40°C to +85°C	8-Pin Plastic SOIC	R-8
AD828AR-REEL	-40°C to +85°C	8-Pin Plastic SOIC	R-8



Maximum Power Dissipation vs. Temperature for Different Package Types

WARNING!

ESD SENSITIVE DEVICE

REV. A -3-

AD828-Typical Characteristics




Figure 1. Common-Mode Voltage Range vs. Supply Voltage




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Supply Current per Amp vs. Supply Voltage for Various Temperatures




Figure 5. Slew Rate vs. Supply Voltage




Figure 6. Closed-Loop Output Impedance vs. Frequency

-4- REV. A




Figure 7. Input Bias Current vs. Temperature




Figure 8. Short Circuit Current vs. Temperature




Figure 9. –3 dB Bandwidth and Phase Margin vs. Temperature, Gain= +2




Figure 10. Open-Loop Gain and Phase Margin vs. Frequency




Figure 11. Open-Loop Gain vs. Load Resistance




Figure 12. Power Supply Rejection vs. Frequency

REV. A -5-

AD828–Typical Characteristics




Figure 13. Common-Mode Rejection vs. Frequency




Figure 14. Large Signal Frequency Response




Figure 15. Output Swing and Error vs. Settling Time




Figure 16. Harmonic Distortion vs. Frequency




Figure 17. Input Voltage Noise Spectral Density vs. Frequency




Figure 18. Slew Rate vs. Temperature

-6- REV. A




Figure 19. Closed-Loop Gain vs. Frequency




Figure 20. Differential Gain and Phase vs. Supply Voltage




Figure 21. Crosstalk vs. Frequency




Figure 22. Closed-Loop Gain vs. Frequency, G = -1




Figure 23. Gain Flatness Matching vs. Supply, G = +2




Figure 24. Crosstalk Test Circuit

REV. A -7-

AD828-Typical Characteristics




Figure 25. Inverting Amplifier Connection




Figure 26. Inverter Large Signal Pulse Response $\pm 5~V_S$, $C_F=1~pF,~R_L=1~k\Omega$




Figure 27. Inverter Small Signal Pulse Response $\pm 5~V_{\rm S},$ $C_{\rm F}=1~{\rm pF},~R_{\rm L}=150~\Omega$




Figure 28. Inverter Large Signal Pulse Response $\pm 15~V_{S}$, $C_F=1~pF$, $R_L=1~k\Omega$




Figure 29. Inverter Small Signal Pulse Response $\pm 15~V_{S}$, $C_F=1~pF,~R_L=150~\Omega$




Figure 30. Inverter Small Signal Pulse Response $\pm 5~V_{S}$, $C_F=0~pF$, $R_L=150~\Omega$

8 REV. A




Figure 31. Noninverting Amplifier Connection




Figure 32. Noninverting Large Signal Pulse Response $\pm 5~V_S,~C_F=1~pF,~R_L=1~k\Omega$




Figure 33. Noninverting Small Signal Pulse Response $\pm 5~V_S,~C_F$ = 1 pF, R_L = 150 Ω




Figure 34. Noninverting Large Signal Pulse Response $\pm 15~V_S$, $C_F=1~pF$, $R_L=1~k\Omega$




Figure 35. Noninverting Small Signal Pulse Response $\pm 15~V_S,~C_F$ = 1 pF, R_L = 150 Ω




Figure 36. Noninverting Small Signal Pulse Response $\pm 5~V_S,~C_F$ = 0 pF, R_L = 150 Ω

REV. A -9-

AD828

THEORY OF OPERATION

The AD828 is a low cost, dual video operational amplifier designed to excel in high performance, high output current video applications.

The AD828 (Figure 37) consists of a degenerated NPN differential pair driving matched PNPs in a folded-cascode gain stage. The output buffer stage employs emitter followers in a class AB amplifier that delivers the necessary current to the load while maintaining low levels of distortion.

The AD828 will drive terminated cables and capacitive loads of 10 pF or less. As the closed-loop gain is increased, the AD828 will drive heavier cap loads without oscillating.




Figure 37. AD828 Simplified Schematic

INPUT CONSIDERATIONS

An input protection resistor ($R_{\rm IN}$ in Figure 31) is required in circuits where the input to the AD828 will be subjected to transient or continuous overload voltages exceeding the ± 6 V maximum differential limit. This resistor provides protection for the input transistors by limiting their maximum base current.

For high performance circuits, it is recommended that a "balancing" resistor be used to reduce the offset errors caused by bias current flowing through the input and feedback resistors. The balancing resistor equals the parallel combination of $R_{\rm IN}$ and $R_{\rm F}$ and thus provides a matched impedance at each input terminal. The offset voltage error will then be reduced by more than an order of magnitude.

APPLYING THE AD828

The AD828 is a breakthrough dual amp that delivers precision and speed at low cost with low power consumption. The AD828 offers excellent static and dynamic matching characteristics, combined with the ability to drive heavy resistive loads.

As with all high frequency circuits, care should be taken to maintain overall device performance as well as their matching. The following items are presented as general design considerations.

Circuit Board Layout

Input and output runs should be laid out so as to physically isolate them from remaining runs. In addition, the feedback resistor of each amplifier should be placed away from the feedback resistor of the other amplifier, since this greatly reduces interamp coupling.

Choosing Feedback and Gain Resistors

In order to prevent the stray capacitance present at each amplifier's summing junction from limiting its performance, the feedback resistors should be $\leq 1~k\Omega.$ Since the summing junction capacitance may cause peaking, a small capacitor (1 pF–5 pF) may be paralleled with Rf to neutralize this effect. Finally, sockets should be avoided, because of their tendency to increase interlead capacitance.

Power Supply Bypassing

Proper power supply decoupling is critical to preserve the integrity of high frequency signals. In carefully laid out designs, decoupling capacitors should be placed in close proximity to the supply pins, while their lead lengths should be kept to a minimum. These measures greatly reduce undesired inductive effects on the amplifier's response.

Though two $0.1\,\mu F$ capacitors will typically be effective in decoupling the supplies, several capacitors of different values can be paralleled to cover a wider frequency range.

PARALLEL AMPS PROVIDE 100 mA TO LOAD

By taking advantage of the superior matching characteristics of the AD828, enhanced performance can easily be achieved by employing the circuit in Figure 38. Here, two identical cells are paralleled to obtain even higher load driving capability than that of a single amplifier (100 mA min guaranteed). R1 and R2 are included to limit current flow between amplifier outputs that would arise in the presence of any residual mismatch.




Figure 38. Parallel Amp Configuration




Figure 39. Bidirectional Transmission CKT

Full-Duplex Transmission

Superior load handling capability (50 mA min/amp), high bandwidth, wide supply voltage range and excellent crosstalk rejection makes the AD828 an ideal choice even for the most demanding high speed transmission applications.

The schematic below shows a pair of AD828s configured to drive 100 feet of coaxial cable in a full-duplex fashion.

Two different NTSC video signals are simultaneously applied at $A_{\rm IN}$ and $B_{\rm IN}$ and are recovered at $A_{\rm OUT}$ and $B_{\rm OUT}$, respectively. This situation is illustrated in Figures 40 and 41. These pictures clearly show that each input signal appears undisturbed at its




Figure 40. A Transmission/B Reception

output, while the unwanted signal is eliminated at either receiver.

The transmitters operate as followers, while the receivers' gain is chosen to take full advantage of the AD828's unparalled CMRR. (In practice this gain is adjusted slightly from its theoretical value to compensate for cable nonidealities and losses.) $R_{\rm Z}$ is chosen to match the characteristic impedance of the cable employed.

Finally, although a coaxial cable was used, the same topology applies unmodified to a variety of cables (such, as twisted pairs often used in telephony).




Figure 41. B Transmission/A Reception

A High Performance Video Line Driver

The buffer circuit shown in Figure 42 will drive a back-terminated 75 Ω video line to standard video levels (1 V p-p) with 0.1 dB gain flatness to 40 MHz with only 0.05° and 0.01% differential phase and gain at the 3.58 MHz NTSC subcarrier frequency. This level of performance, which meets the requirements for high-definition video displays and test equipment, is achieved using only 7 mA quiescent current/amplifier.




Figure 42. Video Line Driver

REV. A -11-

AD828

LOW DISTORTION LINE DRIVER

The AD828 can quickly be turned into a powerful, low distortion line driver (see Figure 43). In this arrangement the AD828 can comfortably drive a 75 Ω back-terminated cable, with a 5 MHz, 2 V p-p input; all of this while achieving the harmonic distortion performance outlined in the following table.

Configuration	2nd Harmonic
1. No Load 2. 150 Ω R _L Only	−78.5 dBm −63.8 dBm
3. $150 \Omega R_L 7.5 \Omega R_C$	-70.4 dBm

In this application one half of the AD828 operates at a gain of 2.1 and supplies the current to the load, while the other provides the overall system gain of 2. This is important for two reasons: the first is to keep the bandwidth of both amplifiers the same, and the second is to preserve the AD828's ability to operate from low supply voltage. $R_{\rm C}$ varies with the load and must be chosen to satisfy the following equation:

$$R_C = MR_L$$

where M is defined by $[(M+1)\ G_S=G_D]$ and $G_D=$ Driver's Gain, $G_S=$ System Gain.





Figure 43. Low Distortion Amplifier

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Pin Plastic Mini-DIP (N) Package



8-Pin SO (R) Package

