## FEATURES

Dual 10-Bit, 40,65, 80, and 105 Msps ADC
Low Power: $\mathbf{2 6 0} \mathbf{~ m W}$ at 105 Msps per channel
On-Chip Reference and Track/Holds
300 MHz Analog Bandwidth each channel
SNR = 54 dB @ 49MHz (105Msps)
1Vp-p or 2Vp-p Analog Input Range each channel
Single +3.0V Supply Operation (2.7V - 3.6V)
Power Down Mode for single channel operation
Two's complement or Offset Binary Output Mode
Output Data Alignment Mode
Pin Compatible with 8-Bit AD9288

## APPLICATIONS <br> Battery Powered Instruments <br> Hand-Held Scopemeters <br> Low Cost Digital Oscilliscopes <br> I\&Q Communications <br> Ultrasound Equipment

## Functional Block Diagram



PRODUCT HIGHLIGHTS

## GENERAL DESCRIPTION

The AD9218 is a dual 10 -bit monolithic sampling analog-todigital converter with on-chip track-and-hold circuits and is optimized for low cost, low power, small size and ease of use. The product operates at a 105 Msps conversion rate with outstanding dynamic performance over its full operating range. Each channel can be operated independently.
The ADC requires only a single $3.0 \mathrm{~V}(2.7 \mathrm{~V}$ to 3.6 V$)$ power supply and an encode clock for full-performance operation. No external reference or driver components are required for many applications. The digital outputs are TTL/CMOS compatible and a separate output power supply pin supports interfacing with 3.3 V or 2.5 V logic.

The encoder input is TTL/CMOS compatible and the 10-bit digital outputs can be operated from $+3.0 \mathrm{~V}(2.5 \mathrm{~V}$ to 3.6 V$)$ supplies. User selectable options are available to offer a combination of power down modes, digital data formats and digital data timing schemes. In power-down mode, the digital outputs are driven to a highimpedence state.

Fabricated on an advanced CMOS process, the AD9218 is available in a 48 pin surface mount plastic package $(7 \times 7 \mathrm{~mm}$ LQFP) specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ).

## AD9218-TARGET SPECIFICATIONS

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{oo}^{\prime}}=3.0 \mathrm{v}, \mathrm{v}_{0}=3.0 \mathrm{v} ;\right.$ external reference, unless otherwise noted)



NOTES

1. Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.25 V external reference).
2. $t_{V}$ and $t_{P D}$ are measured from the 1.5 V level of the ENCODE input to the $10 \% / 90 \%$ levels of the digital outputs swing. The digital output load during test is not to exceed an AC load of 5 pF or a DC current of $+/-40 \mu \mathrm{~A}$.
3. Digital supply current based on $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ output drive with $<5 \mathrm{pF}$ loading under dynamic test conditions.
4. Power dissipation is measured under the following conditions: Encode $=\mathrm{Fs}_{\text {MAX }}$ for grade, analog input is $10.3 \mathrm{MHz},-0.7 \mathrm{dBfs}$, both channels in operation.
5. Power-down dissipation calculated with encode clock in operation and with an analog input of $10.3 \mathrm{MHz}, 10.3 \mathrm{MHz}$ sine wave.
6. SNR / harmonics based on an analog input voltage of -0.7 dBfs referenced to a $1.0 \mathrm{Vp}-\mathrm{p}$ full-scale input range for the 80 and 105 Msps versions and to a $2.0 \mathrm{Vp}-\mathrm{p}$ for the 40 and 65 Msps version.


## ABSOLUTE MAXIMUM RATINGS*


Digital Inputs ............................................... -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
VREF IN ...................................................... -0.5 V to $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$
20 mA

Storage Temperature ............................................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Maximum Junction Temperature ........................................ $+175^{\circ} \mathrm{C}$
mum Case Temperature

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functiona operation of the device at these or any other conditions outside of those Exposure to absolute maximum ratings for extended periods may affect device reliability


## EXPLANATION OF TEST LEVELS

## Test Level

I $100 \%$ production tested.
II $100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and sample tested at specified temperatures.
III Sample tested only.
IV Parameter is guaranteed by design and characterization testing.
V Parameter is a typical value only.

VI $100 \%$ production tested at $+25^{\circ} \mathrm{C}$; guaranteed by design and characterization testing for industrial temperature range; $100 \%$ production tested at temperature extremes for military devices.

ORDERING GUIDE

| Model | Temperature Range | Package Option |
| :--- | :--- | :--- |
| AD9218BST -40, -65, -80,-105 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ST-48 |
| AD9218/PCB | $+25^{\circ} \mathrm{C}$ | Evaluation Board |

*ST $=$ Metric Quad Flat Pack (1.4mm thick: LQFP).
PIN DESCRIPTIONS

| PIN \# | Name | Description |
| :---: | :---: | :---: |
| 1,12,16,27,29,32,34,45 | GND | Ground |
| 2 | $\mathrm{A}_{\text {IN }} \mathrm{A}$ | Analog input for Channel A |
| 3 | $\mathrm{A}_{\text {IN }} \mathrm{A} /$ | Analog input for Channel A (complementary) |
| 4 | DFS/GAIN | Data Format Select and analog input gain mode: (Low = Offset binary output available, $1 \mathrm{Vp}-\mathrm{p}$ supported; High $=$ Two's complement output available, 1 Vp -p supported; Floating = Offset binary output available, 2Vp-p supported; Set to Vref = Two's complement output available, 2Vp-p supported) |
| 5 | $\mathrm{REF}_{\text {IN }} \mathrm{A}$ | Reference voltage input for Channel A |
| 6 | $\mathrm{REF}_{\text {OUT }}$ | Internal reference voltage |
| 7 | $\mathrm{REF}_{\text {IN }} \mathrm{B}$ | Reference voltage input for Channel B |
| 8 | S1 | User Select \#1 (refer to Table 1), Tied with respect to $\mathrm{V}_{\mathrm{D}}$ |
| 9 | S2 | User Select \#2 (refer to Table 1), Tied with respect to $\mathrm{V}_{\mathrm{D}}$ |
| 10 | $\mathrm{A}_{\text {IN }} \mathrm{B} /$ | Analog input for Channe 1 B (complementary) |
| 11 | $\mathrm{A}_{\text {IN }} \mathrm{B}$ | Analog input for Channel B |
| 13,30,31,48 | $\mathrm{V}_{\mathrm{D}}$ | Analog Supply (3.0V) |
| 14 | $\mathrm{ENC}_{\text {B }}$ | Clock input for Channel B |
| 15,28,33,46 | $\mathrm{V}_{\mathrm{DD}}$ | Digital Supply (2.5V to 3.6V) |
| 17-26 | $\mathrm{D} 9_{\mathrm{B}}-\mathrm{D} 0_{\mathrm{B}}$ | Digital Output for Channel B (D9 $\left.{ }_{\text {B }}=\mathrm{msb}\right)$ |
| 35-44 | D0 ${ }_{\text {A }}-\mathrm{D} 9_{\mathrm{A}}$ | Digital Output for Channel A ( $\mathrm{D} 9_{\mathrm{A}}=\mathrm{msb}$ ) |
| 47 | $\mathrm{ENC}_{\mathrm{A}}$ | Clock input for Channel A |



Figure 1. Pin Configuration

| S1 | S2 | User Select Options |
| :---: | :---: | :--- |
| 0 | 0 | Power down both Channel A and Channel B |
| 0 | 1 | Power down Channel B only |
| 1 | 0 | Normal operation (Data align disabled). |
| 1 | 1 | Data align enabled (data from both channels available on <br> rising edge of clock A. Channel B data is delayed by a $1 / 2$ <br> clock cycle ) |

Table 1. User Select Modes


Figure 2. . Normal Operation, Same Clock $(S 1=1, S 2=0)$ Channel Timing


Figure 3. Normal Operation with Two Clock Sources $(S 1=1, S 2=0)$ Channel Timing


Figure 4. Data Align with Two Clock Sources $(S 1=1, S 2=1)$ Channel Timing


Figure 5. Package Outline (48-LQFP 7x7-1.4mm thick)

## APPLICATION NOTES

## THEORY OF OPERATION

The AD9218 ADC architecture is a bit per stage pipeline type converter utilizing switch capacitor techniques. These stages determine the 7 MSBs and drive a three bit flash. Each stage provides sufficient overlap and error correction allowing optimization of comparator accuracy. The input buffers are differential and both sets of inputs are internally biased. This allows the most flexible use of AC or DC and differential or single ended input modes. The output staging block aligns the data, carries out the error correction and feeds the data to output buffers. The set of output buffers are powered from a separate supply allowing adjustment of the output voltage swing. There is no discernible difference in performance between the two channels.

## USING THE AD9218

## ENCODE Input

Any high-speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. A Track/Hold circuit is essentially a mixer. Any noise, distortion, or timing jitter on the clock will be combined with the desired signal at the A/D output. For that reason, considerable care has been taken in the design of the ENCODE input of the AD9218, and the user is advised to give commensurate thought to the clock source. The ENCODE input is fully TTL/CMOS compatible.

## Digital Outputs

The digital outputs are TTL/CMOS compatible for lower power consumption. During powerdown, the output buffers transition to a high impedance state. A data format selection option supports either two's complement (set high) or offset binary output (set low) formats.

## Analog Input

The analog input to the AD9218 is a differential buffer. For best dynamic performance, impedance at AIN and AIN should match. Special care was taken in the design of the analog input section of the AD9218 to prevent damage and corruption of data when the input is overdriven. The nominal input range is $1.024 \mathrm{Vp}-\mathrm{p}$.

## Voltage Reference

A stable and accurate 1.25 V voltage reference is built into the AD9218 (VREF OUT). In normal operation, the internal reference is used by strapping pins 5 (ref in) and 7 (ref in) to pin 6 (ref out). The input range can be adjusted by varying the reference voltage applied to the AD9218. No appreciable degradation in performance occurs when the reference is adjusted $\pm 5 \%$. The fullscale range of the ADC tracks reference voltage, which changes linearly.

## Timing

The AD9218 provides latched data outputs, with five pipeline delays. Data outputs are available one propagation delay ( $\mathrm{t}_{\mathrm{PD}}$ ) after the rising edge of the encode command (see Figure 2. . Normal Operation, Same Clock ( $\mathrm{S} 1=1, \mathrm{~S} 2=0$ ) Channel Timing ). The length of the output data lines and loads placed on them should be
minimized to reduce transients within the AD9218. These transients can detract from the converter's dynamic performance.

The minimum guaranteed conversion rate of the AD9218 is 10 MSPS. At clock rates below 10 MSPS, dynamic performance will degrade.

## User Select Options

Two pins are available for a combination of operational modes. These options allow the user to power down channel B only or channel A and B, excluding the reference, reducing power consumption. In this mode the A and B channel output buffers are in a in a high impedance state.
The other option allows the user to skew the B channeloutput data by $1 / 2$ a clock cycle. In other words, if two clocks are fed to the AD9218 and are $180^{\circ}$ out of phase, enabling the data align will allow channel B output data to be available at the rising edge of Clock A. If the same encode clock is provided to both channels and the data align pin is enabled, then output data from channel B will be $180^{\circ}$ out of phase with respect to channel A. If the same encode clock is provided to both channels and the data align pin is disabled, then both outputs are delivered on the same rising edge of the clock.


Fig 6 Measured FFT Performance Ain $=10.3 \mathrm{MHz}$ at 105Msps


Fig 7 Measured FFT Performance Ain=19.7MHz at 40Msps

