Preliminary Technical Data

## FEATURES

$\begin{aligned} \text { SNR }= & 70.4 \mathrm{dBC} \text { (to Nyquist) } \\ \text { SFDR }= & 92 \mathrm{dBc} @ 2.4 \mathrm{MHz} \text { Analog Input } \\ & 84 \mathrm{dBc} @ 32.5 \mathrm{MHz} \text { Analog Input }\end{aligned}$
$\mathrm{DNL}= \pm 0.41 \mathrm{sb}$
Low Power: 330 mW at 65 MSPS (to Nyquist)
Differential Input with 500 MHz Bandwidth
On-Chip Reference and SHA
Flexible Analog Input: 1 Vp-p to 2 Vp-p Range
Single 3 V Supply Operation (2.7 V to 3.6 V)
Offset Binary or Two's Complement data format
Clock Duty Cycle Stabilizer

APPLICATIONS<br>Ultrasound Equipment<br>IF Sampling in Communications Receivers<br>IS-95, CDMA-one, IMT-2000<br>Battery Powered Instruments<br>Hand-Held Scopemeters<br>Low Cost Digital Oscilloscopes

## PRODUCT DESCRIPTION

The AD9235 is a monolithic, single 3 V supply, 12-bit, 65MSPS Analog to Digital Converter with a high performance sample-and-hold amplifier and voltage reference. The AD9235 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 65MSPS data rates and guarantee no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows for a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog to digital converters, the AD9235 is suitable for applications in communications, imaging and medical ultrasound.

A single-ended clock input is used to control all internal conversion cycles. A Duty Cycle Stabilizer compensates for wide variations in the Clock duty cycle while maintaining excellent performance. The digital output data is presented in straight binary or two's complement formats. An out-of-range signal indicates an overflow condition, which can be used with the most significant bit to determine low or high overflow.

## REV PrE

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


Fabricated on an advanced CMOS process, the AD9235 is available in a 28 -pin surface mount plastic package and is specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ).

## PRODUCT HIGHLIGHTS

1. The AD9235 operates from a single 3 V power supply, and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
2. Operating at 65 MSPS , the AD9235 consumes a low 330 mW .
3. The patented SHA input maintains excellent performance for input frequencies up to 500 MHz , and can be configured for single-ended or differential operation.
4. The AD9235 pinout is similar to the AD9214, a 10-bit, 65/80/105 MSPS A/D Converter.
5. The Clock Duty Cycle Stabilizer maintains performance over a wide range of Clock pulsewidths.
6. The OTR output bit indicates when the signal is beyond the selected input range.

[^0]AD9235 Preliminary Technical Data

DC SPECIFICATIONS (AVDD $=+3 \mathrm{~V}, \operatorname{DRVDD}=+2.5,2 \mathrm{~V}$ p-p Input, 1.0 V external reference, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$, unless otherwise noted)


NOTES

1. Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.0 V external reference)
2. Measured at Maximum Clock Rate, $\mathrm{F}_{\mathrm{IN}}=2.4 \mathrm{MHz}$ with approximately 5 pF loading on each output bit.
3. Measured with DC input at Maximum Clock Rate.

## DIGITAL SPECIFICATIONS (AVDD $=+3 \mathrm{~V}$, DRVDD $=+2.5 \mathrm{~V}, 2 \mathrm{~V} p-\mathrm{p}$ Input, 1.0 V external reference, $\mathrm{T}_{\text {mw }}$ to $\mathrm{T}_{\text {mux }}$, unless otherwise noted)

| Parameter | Temp | Test Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU-65 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| LOGIC INPUTS |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Input Voltage | Full | IV | 2.0 |  |  | 2.0 |  |  | 2.0 |  |  | V |
| Low-Level Input Voltage | Full | IV |  |  | 0.8 |  |  | 0.8 |  |  | 0.8 | V |
| High-Level Input Current | Full | IV | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| Low-Level Input Current | Full | IV | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | Full | IV |  | 5 |  |  | 5 |  |  | 5 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |
| DRVDD $=3.3 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Output Voltage | Full | IV | 3.29 |  |  | 3.29 |  |  | 3.29 |  |  | V |
| $\left(\mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}\right)$ |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}\right)$ | Full | IV | 3.25 |  |  | 3.25 |  |  | 3.25 |  |  | V |
| Low-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)$ | Full | IV |  |  | 0.2 |  |  | 0.2 |  |  | 0.2 | V |
| Low-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}\right)$ | Full | IV |  |  | 0.05 |  |  | 0.05 |  |  | 0.05 | V |
| DRVDD $=2.5 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| High-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=50 \mu \mathrm{~A}\right)$ | Full | IV | 2.49 |  |  | 2.49 |  |  | 2.49 |  |  | V |
| High-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OH}}=0.5 \mathrm{~mA}\right)$ | Full | IV | 2.45 |  |  | 2.45 |  |  | 2.45 |  |  | V |
| Low-Level Output Voltage $\left(\mathrm{I}_{\mathrm{L}}=1.6 \mathrm{~mA}\right.$ ) | Full | IV |  |  | 0.2 |  |  | 0.2 |  |  | 0.2 | V |
| Low-Level Output Voltage $\left(\mathrm{I}_{\mathrm{OL}}=50 \mu \mathrm{~A}\right)$ | Full | IV |  |  | 0.05 |  |  | 0.05 |  |  | 0.05 | V |

## SWITCHING SPECIFICATIONS (AVDD $=+3 \mathrm{~V}$, DRVDD $=+2.5 \mathrm{~V}, 2 \mathrm{~V}-\mathrm{p}$ Input, 1.0 V external reference, $\mathrm{T}_{\mathrm{mw}}$ to $\mathrm{T}_{\mathrm{mpx}}$, unless otherwise noted)

| Parameter | Temp | Test Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU-65 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SWITCHING PERFORMANCE |  |  |  |  |  |  |  |  |  |  |  |  |
| Max Conversion Rate | Full | VI | 20 |  |  | 40 |  |  | 65 |  |  | MSPS |
| Min Conversion Rate | Full | V |  |  | 5 |  |  | 5 |  |  | 5 | MSPS |
| CLOCK Period | Full | V | 50.0 |  |  | 25.0 |  |  | 15.4 |  |  |  |
| CLOCK Pulsewidth High | Full | V | 15.0 |  |  | 8.8 |  |  | 6.2 |  |  |  |
| CLOCK Pulsewidth Low | Full | V | 15.0 |  |  | 8.8 |  |  | 6.2 |  |  | ns |
| Valid Data Delay ${ }^{2}$ | Full | V |  | 3.5 |  |  | 3.5 |  |  | 3.5 |  | ns |
| Pipeline Delay(Latency) | Full | V |  | 7 |  |  | 7 |  |  | 7 |  | Cycles |
| Wake-Up Time ${ }^{3}$ | Full | V |  | 3 |  |  | 3 |  |  | 3 |  | ms |

Wake-Up Time
NOTES:

1. Output Voltage Levels measured with 5 pF load on each output.
2. Valid Data Delay is measured from CLOCK $50 \%$ transition to DATA $50 \%$ transition, with 5 pF load.
3. Wake-Up Time is dependant on value of decoupling capacitors, typical values shown with $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ capacitors on REFT and REFB.


Figure 1. Timing Diagram

AC SPECIFICATIONS (AVDD $=+3 \mathrm{~V}$, DRVDD $=+2.5 \mathrm{v}, 2 \mathrm{~V} p-\mathrm{p}$ Input, 1.0 V external reference, $\mathrm{T}_{\mathrm{mm}}$ to $\mathrm{T}_{\text {wup }}$ DCS off, unless otherwise noted)

| Parameter | Temp | Test Level | AD9235BRU-20 |  |  | AD9235BRU-40 |  |  | AD9235BRU-65 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 70.8 |  |  | 70.6 |  |  | 70.5 |  | dBc |
| $\mathrm{f}_{\mathrm{f} \mathrm{INPUT}}=9.7 \mathrm{MHz}$ | Full | VI | TBD | TBD |  |  | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I | TBD | 70.6 |  |  | 70.5 |  |  | 70.3 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | VI |  | TBD |  | TBD | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.6 |  | TBD | 70.4 |  |  | 70.2 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | VI |  | TBD |  |  | TBD |  | TBD | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.5 |  |  | 70.4 |  | TBD | 70.4 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 68.6 |  |  | 68.4 |  |  | 68.3 |  | dBc |
| SIGNAL-TO-NOISE RATIO |  |  |  |  |  |  |  |  |  |  |  |  |
| AND DISTORTION |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {fivut }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 70.6 |  |  | 70.7 |  |  | 70.4 |  | dBc |
| $\mathrm{f}_{\text {fiveut }}=9.7 \mathrm{MHz}$ | Full | VI | TBD | TBD |  |  | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I | TBD | 70.6 |  |  | 70.5 |  |  | 70.3 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | VI |  | TBD |  | TBD | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.4 |  | TBD | 70.3 |  |  | 70.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | VI |  | TBD |  |  | TBD |  | TBD | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 70.3 |  |  | 70.2 |  | TBD | 69.8 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 68.6 |  |  | 68.3 |  |  | 67.8 |  | dBc |
| TOTAL HARMONIC |  |  |  |  |  |  |  |  |  |  |  |  |
| DISTORTION |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | -90.0 |  |  | -88.0 |  |  | -88.0 |  | dBc |
| $\mathrm{f}_{\text {fivPut }}=9.7 \mathrm{MHz}$ | Full | VI |  | TBD | TBD |  | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | -89.0 | TBD |  | -88.0 |  |  | -86.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | VI |  | TBD |  |  | TBD | TBD |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | -86.0 |  |  | -86.0 | TBD |  | -86.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | VI |  | TBD |  |  | TBD |  |  | TBD | TBD | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | -85.0 |  |  | -86.0 |  |  | -82.0 | TBD | dBc |
| $\mathrm{f}_{\text {ISPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | -82.0 |  |  | -83.0 |  |  | -78.0 |  | dBc |
| WORST HARMONIC ( $2^{\text {nd }}$ or $3^{\text {ra }}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | VI |  | TBD | TBD |  |  |  |  |  |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | VI |  |  |  |  | TBD | TBD |  |  |  | dBc |
| $\mathrm{f}_{\text {nvout }}=32.5 \mathrm{MHz}$ | Full | VI |  |  |  |  |  |  |  | TBD | TBD | dBc |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| SPURIOUS FREE DYNAMICRANGE |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {ITPuT }}=2.4 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 94.0 |  |  | 94.0 |  |  | 92.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=9.7 \mathrm{MHz}$ | Full | VI | TBD | TBD |  |  | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I | TBD | 93.0 |  |  | 94.0 |  |  | 91.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=19.6 \mathrm{MHz}$ | Full | VI |  | TBD |  | TBD | TBD |  |  | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 88.0 |  | TBD | 90.0 |  |  | 90.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=32.5 \mathrm{MHz}$ | Full | VI |  | TBD |  |  | TBD |  | TBD | TBD |  | dBc |
|  | $25^{\circ} \mathrm{C}$ | I |  | 87.0 |  |  | 88.0 |  | TBD | 84.0 |  | dBc |
| $\mathrm{f}_{\text {INPUT }}=100 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 84.0 |  |  | 85.0 |  |  | 80.0 |  | dBc |


| ABSOLUTE MAXIMUM RATINGS ${ }^{1}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Pin Name | With Respect to | Min | Max | Unit |
| ELECTRICAL |  |  |  |  |
| AVDD | AVSS | -0.3 | +3.9 | V |
| DRVDD | DRVSS | -0.3 | +3.9 | V |
| AVSS | DRVSS | -0.3 | +0.3 | V |
| AVDD | DRVDD | -3.9 | +3.9 | V |
| Digital Outputs | DRVSS | -0.3V | DRVDD +0.3 | V |
| CLOCK, MODE | AVSS | -0.3V | AVDD +0.3 | V |
| VINA, VINB | AVSS | -0.3V | AVDD +0.3 | V |
| VREF | AVSS | -0.3V | AVDD +0.3 | V |
| SENSE | AVSS | -0.3V | AVDD +0.3 | V |
| REFB, REFT | AVSS | -0.3V | AVDD +0.3 | V |
| PDWN | AVSS | -0.3V | AVDD +0.3 | V |
| ENVIRONMENTAL ${ }^{2}$ |  |  |  |  |
| Operating Temperature |  | -45 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (10 sec) |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES
${ }^{1}$ Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.
${ }^{2}$ Typical thermal impedances (28-terminal TSSOP); $\theta_{\mathrm{JA}}=97.9^{\circ} \mathrm{C} / \mathrm{W}$; $\theta_{\mathrm{JC}}=14^{\circ} \mathrm{C} / \mathrm{W}$. These measurements were taken on a 2-layer board in still air, in accordance with EIA/JESD51-3.

## EXPLANATION OF TEST LEVELS

## Test Level

I $100 \%$ production tested.
II $100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and sample tested at specified temperatures.
III Sample tested only.
IV Parameter is guaranteed by design and characterization testing.

V Parameter is a typical value only.
VI $100 \%$ production tested at $+25^{\circ} \mathrm{C}$; guaranteed by design and characterization testing for industrial temperature range; $100 \%$ production tested at temperature extremes for military devices.

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9235BRU-20 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline (TSSOP) | RU-28 |
| AD9235BRU-40 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline (TSSOP) | RU-28 |
| AD9235BRU-65 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline (TSSOP) | RU-28 |
| AD9235/PCB |  | Evaluation Board |  |

## PIN FUNCTION DESCRIPTIONS

| Pin No. | Name | Function |
| :--- | :--- | :--- |
| 1 | OTR | Out of Range indicator. |
| 2 | MODE | Data format and clock duty cycle stabilizer mode selection. |
| 3 | SENSE | Reference mode selection. |
| 4 | VREF | Voltage Reference Input/Output. |
| 5 | REFB | Differential Reference (Negative). |
| 6 | REFT | Differential Reference (Positive). |
| 7,12 | AVDD | Analog Power Supply. |
| 8,11 | AGND | Analog ground. |
| 9 | VINA | Analog Input Pin (+). |
| 10 | VINB | Analog Input Pin (-). |
| 13 | CLOCK | Clock Input Pin. |
| 14 | PDWN | Power-Down function selection. |
| 23 | DRGND | Digital output ground. |
| 24 | DRVDD | Digital Output Driver Supply. |
| $15-22,25-28$ | D0 (LSB)- | Data Output Bits. |

## PIN CONFIGURATION



## DEFINITIONS OF SPECIFICATIONS INTEGRAL NONLINEARITY (INL)

INL refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

## DIFFERENTIAL NONLINEARITY (DNL, NO MISSING CODES)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 12 -bit resolution indicates that all 4096 codes, respectively, must be present over all operating ranges.

## ZERO ERROR

The major carry transition should occur for an analog value 1/2 LSB below VINA = VINB. Zero error is defined as the deviation of the actual transition from that point.

## GAIN ERROR

The first code transition should occur at an analog value $1 / 2$ LSB above negative full scale. The last transition should occur at an analog value $11 / 2$ LSB below the positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

## TEMPERATURE DRIFT

The temperature drift for zero error and gain error specifies the maximum change from the initial $\left(25^{\circ} \mathrm{C}\right)$ value to the value at TMIN or TMAX.

## POWER SUPPLY REJECTION

The specification shows the maximum change in full scale from the value with the supply at the minimum limit to the value with the supply at its maximum limit.

## APERTURE JITTER

Aperture jitter is the variation in aperture delay for successive samples and can be manifested as noise on the input to the ADC.

## APERTURE DELAY

Aperture delay is a measure of the sample-and-hold amplifier (SHA) performance and is measured from the rising edge of the clock input to when the input signal is held for conversion.

## SIGNAL-TO-NOISE AND DISTORTION (S/N+D, SINAD) RATIO

$\mathrm{S} / \mathrm{N}+\mathrm{D}$ is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below
the Nyquist frequency, including harmonics but excluding dc. The value for $\mathrm{S} / \mathrm{N}+\mathrm{D}$ is expressed in decibels.

## EFFECTIVE NUMBER OF BITS (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$
\mathrm{N}=(\mathrm{SINAD}-1.76) / 6.02
$$

it is possible to obtain a measure of performance expressed as N , the effective number of bits.

Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

## TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

## SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

## SPURIOUS FREE DYNAMIC RANGE (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.

## CLOCK PULSEWIDTH AND DUTY CYCLE

Pulsewidth high is the minimum amount of time that the clock pulse should be left in the logic " 1 " state to achieve rated performance: pulse width low is the minimum time the clock pulse should be left in the low state. At a given clock rate, these specs define an acceptable clock duty cycle.

## MINIMUM CONVERSION RATE

The clock rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

## MAXIMUM CONVERSION RATE

The clock rate at which parametric testing is performed.

## OUTPUT PROPAGATION DELAY

The delay between the clock logic threshold and the time when all bits are within valid logic levels.

## TWO TONE SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. May be reported in dBc (i.e., degrades as signal levels are lowered) or in dBFS (always related back to converter full scale).

## EQUIVALENT CIRCUITS

Figure 2. Equivalent Analog Input Circuit

## TBD

Figure 3. Equivalent Reference Input Circuit

TBD

Figure 4. Equivalent Clock Input Circuit

TBD

Figure 5. Equivalent Digital Output Circuit

TBD

Figure 6. Equivalent Reference Output Circuit

## TYPICAL PERFORMANCE CHARACTERISTICS

(AVDD $=+3 \mathrm{~V}$, DRVDD $=+2.5 \mathrm{~V}, 2 \mathrm{~V} p-\mathrm{p}$ Input, 1.0 V external reference, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)


Figure 7. Spectrum: $F S=100 \mathrm{MSPS}$, $\mathrm{f}_{\mathrm{INPUT}}=10 \mathrm{MHz}$


Figure 8. Two tone Intermodulation Distortion


Figure 9. SNR vs. Clock Duty Cycle


Figure 10. Spectrum: $F S=100 \mathrm{MSPS}$, $\mathrm{f}_{\mathrm{INPUT}}=40 \mathrm{MHz}$


Figure 11. SINAD/SNR vs. $\mathrm{f}_{\mathrm{INPuT}}$


Figure 12. Frequency Response, $f_{\text {CLOCK }}=$ 65 MSPS


Figure 13. Harmonic Distortion vs. $f_{\text {INPUT }}$


Figure 14. SINAD/SNR vs. Clock Rate


Figure 15. Analog Power Dissipation vs. Clock Rate

## TYPICAL PERFORMANCE CHARACTERISTICS

(AVDD $=+3 \mathrm{~V}$, DRVDD $=+2.5 \mathrm{~V}, 2 \mathrm{~V}$ p-p Input, 1.0 V external reference, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted)


Figure 16. SINAD/SNR vs. Temperature


Figure 17. ADC Gain vs. Temperature (with External $2 V$ Reference)


Figure 18. TBD

## APPLYING THE AD9235

## THEORY OF OPERATION

The AD9235 architecture consists of a front-end Sample and Hold Amplifier (SHA) followed by a pipelined switched capacitor A/D converter. The pipelined A/D converter is divided into three sections, consisting of a 4-bit first stage followed by eight 1.5 -bit stages and a final 3-bit flash. Each stage provides sufficient overlap to correct for flash errors in the preceding stages. The quantized outputs from each stage are combined into a final 12-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample while the remaining stages operate on preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash A/D connected to a switched capacitor DAC and interstage residue amplifier (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each one of the stages to facilitate digital correction of flash errors. The last stage simply consists of a flash A/D.

The input stage contains a differential SHA that can be configured as AC or DC coupled in differential or single-ended modes. The output-staging block aligns the data, carries out the error correction and passes the data to the output buffers. The output buffers are powered from a separate supply allowing adjustment of the output voltage swing. During power-down the output buffers go into a high impedance state.

## OPERATIONAL MODES

The AD9235 contains a multi-level mode selection pin that establishes the output data format and enables or disables the Clock Duty Cycle Stabilizer (DCS). The input threshold values and corresponding mode selections are outlined in Table I.

Table I. Mode Selection

| MODE Voltage | Data Format | Duty Cycle <br> Stabilizer |
| :--- | :--- | :--- |
| AVDD | Two's Complement | Disabled |
| $2 / 3$ AVDD | Two's Complement | Enabled |
| $1 / 3$ AVDD | Binary | Enabled |
| AVSS (default) | Binary | Disabled |

The MODE pin is internally pulled down to AVSS (Binary Data Format, DCS Disabled) if left floating.

## ANALOG INPUT

The analog input to the AD9235 is a differential SHA. It may be driven from a source that keeps the signal peaks within the allowable range for the selected reference voltage. The maximum and minimum input voltage values are determined by AVDD and VREF as follows:

$$
\begin{gathered}
\mathrm{V}_{\mathrm{MIN}}=\mathrm{VREF} / 2, \text { and } \\
\mathrm{V}_{\mathrm{MAX}}=(\mathrm{AVDD}+\mathrm{VREF}) / 2 .
\end{gathered}
$$

For best dynamic performance, impedances at VINA and VINB should match.

The length of the output data lines and loads placed on them should be minimized to reduce transients within the AD9235; these transients can detract from the converter's dynamic performance.

The lowest typical conversion rate of the AD9235 is 1 MSPS. At clock rates below 1 MSPS, dynamic performance may degrade.

## VOLTAGE REFERENCE

A stable and accurate 0.5 V voltage reference is built into the AD9235. The input range can be adjusted by varying the reference voltage applied to the AD9235, using either the internal reference or an externally applied reference voltage. The input span of the ADC tracks reference voltage changes linearly.
If the ADC is being driven differentially through a transformer, the reference voltage can be used to bias the center tap (common-mode voltage).

## INTERNAL REFERENCE CONNECTION

A comparator within the AD9235 detects the potential at the VREF pin. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 19), setting VREF to 1 V .


Figure 19. Internal Reference Operation, 2 V Span, SingleEnded Input

If SENSE is tied to VREF, the switch is connected to SENSE and the reference voltage will be 0.5 V (Figure 20). In all reference configurations, REFT and REFB drive the ADC conversion core and establish its maximum and minimum span. The input range of the ADC always equals twice the voltage at the reference pin for either an internal or an external reference.

If resistors are placed between VREF, SENSE and ground (as shown in Figure 21), the switch is again set to the SENSE position and the reference amplitude depends on the external
programming resistors. Therefore, in this mode the reference must be limited to a maximum of 1 V .


Figure 20. Internal Reference Operation, 1 V Span, SingleEnded Input


Figure 21. Internal Reference Operation, Programmable Span, Single-Ended Input

## EXTERNAL REFERENCE OPERATION

The use of an external reference may be necessary for several reasons. A reference with a tighter voltage tolerance will enhance the accuracy of the ADC. A lower drift reference may be selected, which will improve gain and offset drift performance. When several ADC's track one another, a single
reference (internal or external) will be necessary. The
AD9235 will draw less power when an external reference is used.

When the SENSE pin is tied to AVDD, the internal reference will be disabled, allowing the use of an external reference. An internal reference buffer will load the external reference with
an equivalent $10 \mathrm{k} \Omega$ load. The internal buffer will generate positive and negative full-scale references for the ADC core. The input span will always be twice the value of the reference voltage; therefore, the external reference must be limited to a maximum of 1 V .

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

## 28-Terminal Plastic Thin Shrink Small Outline Package (RU-28)



ERRATA

| Date | Revision | Modification |
| :--- | :--- | :--- |
| $6 / 15 / 99$ | R0.1 | Created |
| $2 / 28 / 00$ | R0.2 | Created speed grade options. |
| $3 / 10 / 00$ | PrA | Added pinout and pin descriptions. Updated AC specifications |
| $7 / 20 / 00$ | PrB | Updated format, specifications. |
| $9 / 11 / 00$ | PrC | Updated to conform to Output Bit naming convention. |
| $1 / 2 / 01$ | PrD | Updated Mode Table, removed watermarks. |
| $1 / 19 / 01$ | PrE | Corrected Errors, Updated format |


[^0]:    One Technology Way, P. O Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

    World Wide Web Site: http://www.analog.com Fax: 617-326-8703 © Analog Devices, Inc., 2001

