Preliminary Technical Data

## FEATURES

- Four ADCs in one package
- Serial LVDS digital output data rates up to 520 MHz (ANSI-644)
- Data clock output provided
- SNR = 47 dB (to Nyquist)
- Excellent Linearity:
- $\quad$ DNL $= \pm 0.25$ LSB (Typical)
- $\quad$ INL $= \pm 0.5$ LSB (Typical)
- 400 MHz full power analog bandwidth
- Power dissipation $=330 \mathrm{~mW}$ at 65 MSPS
- $1 \mathrm{Vpp}-2 \mathrm{Vpp}$ input voltage range
- +3.0 V supply operation
- Power down mode


## APPLICATIONS

- Tape drives
- Medical imaging


## PRODUCT DESCRIPTION

The AD9289 is a quad 8-bit, 65 MSPS analog-to-digital converter with an on-chip track-and-hold circuit and is designed for low cost, low power, small size and ease of use. The product operates up to 65 MSPS conversion rate and is optimized for outstanding dynamic performance where a small package size is critical.

The ADC requires a single +3 V power supply and LVDS, TTL, or PECL-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. A separate output power supply pin supports LVDS compatible serial digital output levels.

The ADC automatically multiplies up the sample rate clock for the appropriate LVDS serial data rate. An MSB trigger is provided to signal a new output byte. Power down is supported, and the ADC consumes less than 10 mW when enabled.

Fabricated on an advanced CMOS process, the AD9289 is available in a 64 -ball mini-BGA package ( 64 CSP_BGA) specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Four analog-to-digital converters are contained in one small, space saving package.
2. A Data Clock Out (DCO) is provided which operates up to 260 MHz .
3. The outputs of each ADC are serialized and provided on the rising and falling edge of DCO (rising edge only is also an option). Output data rates up to 520 MHz (8 bits x 65 MSPS) are available.
4. The AD9289 operates from a single 3V power supply.

## TABLE OF CONTENTS

AD9289—Specifications.

DIGITAL SPECIFICATIONS .....  4AC SPECIFICATIONS.
$\qquad$
SWITCHING SPECIFICATIONS .....  5
EXPLANATION OF TEST LEVELS .....  5
Ordering Guide .....  .6

## Preliminary Technical Data

## AD9289-SPECIFICATIONS ${ }^{1}$

AVDD = 3.0V, DRVDD = 3.0V; EXT REF; DIFFERENTIAL ANALOG AND CLOCK INPUTS

| Parameter |  | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESOLUTION |  |  |  |  | 8 |  | Bits |
| ACCURACY | No Missing Codes | Full | VI |  | Guaranteed |  |  |
|  | Offset Matching | $25^{\circ} \mathrm{C}$ | I |  | $\pm 25$ |  | mV |
|  | Gain Matching ${ }^{2}$ | $25^{\circ} \mathrm{C}$ | 1 |  | $\pm 2$ |  | \% FS |
|  | Differential Nonlinearity (DNL) | $25^{\circ} \mathrm{C}$ | 1 |  | $\pm 0.25$ |  | LSB |
|  |  | Full | VI |  |  |  | LSB |
|  | Integral Nonlinearity (INL) | $25^{\circ} \mathrm{C}$ | I |  | $\pm 0.5$ |  | LSB |
|  |  | Full | VI |  |  |  | LSB |
| TEMPERATURE DRIFT | Offset Error | Full | V |  | $\pm 16$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
|  | Gain Error ${ }^{2}$ | Full | V |  | $\pm 150$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | Reference | Full | V |  |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| REFERENCE | Internal Reference Voltage | $25^{\circ} \mathrm{C}$ | I |  | 0.5 |  | V |
|  | Output Current | Full | V |  |  |  | uA |
|  | Input Current | Full | V |  |  |  | uA |
|  | Input Resistance | Full | V |  | 7 |  | $\mathrm{k} \Omega$ |
| ANALOG INPUTS | Differential Input Voltage Range |  |  |  | 1-2 |  | Vpp |
|  | Common Mode Voltage | Full | V |  | 1.5 |  | V |
|  | Input Resistance | Full | V |  | tbd |  | $\mathrm{k} \Omega$ |
|  | Input Capacitance | Full | V |  | 5 |  | pF |
|  | Analog Bandwidth, Full Power | Full | V |  | 400 |  | MHz |
| POWER SUPPLY | AVDD | Full | IV | 2.7 | 3.0 | 3.6 | V |
|  | DRVDD | Full | IV | 2.7 | 3.0 | 3.6 | V |
|  | Power Dissipation ${ }^{3}$ | Full | VI |  | 330 |  | mW |
|  | Power Down Dissipation | Full | VI |  | <10 |  | mW |
|  | Power Supply Rejection Ratio (PSRR) | $25^{\circ} \mathrm{C}$ | 1 |  |  |  | $\mathrm{mV} / \mathrm{V}$ |
|  | IAVDD ${ }^{3}$ | Full | VI |  | 110 |  | mA |
|  | DRVDD ${ }^{3}$ | Full | VI |  | 27 |  | mA |
| CROSSTALK | Crosstalk | Full | V |  | 70 |  | dB |

[^0][^1]
## DIGITAL SPECIFICATIONS

## AVDD $=3.0 \mathrm{~V}$, DRVDD $=3.0 \mathrm{~V}$

| Parameter |  | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (CLK+, CLK-) | Differential Input | Full | IV | 100 | 350 |  | mV |
|  | $\mathrm{V}_{\mathrm{H}}$ | Full | IV |  |  |  | V |
|  | $\mathrm{V}_{\text {IL }}$ | Full | IV |  |  |  | V |
|  | Input Resistance | Full | IV |  |  |  | $\mathrm{k} \Omega$ |
|  | Input Capacitance | $25^{\circ} \mathrm{C}$ | IV |  |  |  | pF |
| LOGIC INPUTS | Logic '1' Voltage | Full | IV | 2.0 |  |  | V |
|  | Logic '0' Voltage | Full | IV |  |  | 0.8 | V |
|  | Input Resistance | Full | IV |  | 30 |  | $\mathrm{k} \Omega$ |
|  | Input Capacitance | Full | IV |  | 4 |  | PF |
| DIGITAL OUTPUTS (LVDS Mode) | Differential Output Voltage (VOD) | Full | IV | 247 |  | 454 | mV |
|  | Output Offset Voltage (Vos) | Full | IV | 1.125 |  | 1.375 | V |
|  | Output Coding | Full | IV | Twos Complement or Binary |  |  |  |

Table 2: Digital Specifications

## AC SPECIFICATIONS ${ }^{1}$

AVDD = 3.0 V, DRVDD = 3.0 V; INTERNAL REF; DIFFERENTIAL ANALOG AND CLOCK INPUT, LVDS OUTPUT MODE

| Parameter |  | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIGNAL TO NOISE RATIO (SNR) - Without Harmonics | $\mathrm{fin}_{\text {i }}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 47.5 |  | dB |
|  | $\mathrm{f}_{\mathrm{N}}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
|  | $\mathrm{f}_{\mathrm{iN}}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | 1 |  | 47.5 |  | dB |
|  | $\mathrm{fin}^{\mathrm{N}}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
| SIGNAL TO NOISE RATIO (SINAD) - With Harmonics | $\mathrm{f}_{\mathrm{I}}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 47 |  | dB |
|  | $\mathrm{f}_{\mathrm{N}}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
|  | $\mathrm{fiN}_{\text {in }}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | I |  | 47 |  | dB |
|  | $\mathrm{f}_{\mathrm{iN}=}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
| EFFECTIVE NUMBER OF BITS (ENOB) | $\mathrm{f}_{\mathrm{iN}}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 7.5 |  | Bits |
|  | $\mathrm{fin}_{\mathrm{I}}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | Bits |
|  | $\mathrm{fin}_{\text {in }}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | I |  | 7.5 |  | Bits |
|  | $\mathrm{f}_{\mathrm{iN}}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | Bits |
| SPURIOUS FREE DYNAMIC RANGE (SFDR) | $\mathrm{ff}_{\mathrm{iN}}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 62 |  | dB |
|  | $\mathrm{f}_{\mathrm{N}=}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
|  | $\mathrm{f}_{\mathrm{iN}}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | I |  | 59 |  | dB |
|  | $\mathrm{f}_{\text {IN }}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dB |
| SECOND AND THIRD HARMONIC DISTORTION | $\mathrm{f}_{\mathrm{iN}}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 62 |  | dBc |
|  | $\mathrm{fin}_{\mathrm{N}}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |
|  | $\mathrm{f}_{\mathrm{iN}}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | I |  | 59 |  | dBc |
|  | $\mathrm{fiN}_{\text {IN }}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |
| TOTAL HARMONIC DISTORTION (THD) | $\mathrm{fin}_{\text {in }}=10.3 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  | 60 |  | dBc |
|  | $\mathrm{fin}_{\mathrm{N}}=19.6 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |
|  | $\mathrm{f}_{\mathrm{iN}}=32.5 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | 1 |  | 58 |  | dBc |
|  | $\mathrm{f}_{\mathrm{IN}=}=51 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |
| TWO TONE INTERMOD DISTORTION (IMD) | $\mathrm{fiN1}_{1}=19 \mathrm{MHz}$, $\mathrm{fin}_{1}=20 \mathrm{MHz}$ | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |
|  |  | $25^{\circ} \mathrm{C}$ | V |  |  |  | dBc |

Table 3: AC Specifications
${ }^{1}$ SNR/harmonics based on an analog input voltage of -0.5 dBFS referenced to a 1 Vpp full-scale input range.

## Preliminary Technical Data

## SWITCHING SPECIFICATIONS

## AVDD = 3.0 V, DRVDD = 3.0 V; DIFFERENTIAL ENCODE INPUT

| Parameter |  | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK | Clock Rate | Full | VI | 65 |  |  | MSPS |
|  | Clock Pulse Width High ( $\mathrm{t}_{\text {EH }}$ ) | Full | IV | 6.9 |  |  | ns |
|  | Clock Pulse Width Low ( $\mathrm{t}_{\mathrm{EL}}$ ) | Full | IV | 6.9 |  |  | ns |
| OUTPUT PARAMETERS IN LVDS MODE | Valid Time (tv) ${ }^{1}$ | Full | VI | 1.5 |  |  | ns |
|  | Propagation Delay (tpo) ${ }^{1}$ | Full | VI |  | 3.5 |  | ns |
|  | MSB Propagation Delay ( $\left.\mathrm{t}_{\text {MSB }}\right)^{1}$ | Full | VI |  |  |  | ns |
|  | Rise Time ( $\mathrm{t}_{\mathrm{R}}$ ) (20\% to 80\%) | Full | V |  | 0.7 |  | ns |
|  | Fall Time ( $\mathrm{t}_{\mathrm{F}}$ ) (20\% to 80\%) | Full | V |  | 0.7 |  | ns |
|  | DCO Propagation Delay (tcPo) | Full | VI |  | 3 |  | ns |
|  | Data to DCO Skew (t ${ }_{\text {PD }}$ - $\mathrm{t}_{\text {PPD }}$ ) | Full | IV |  | 0.5 |  | ns |
|  | Pipeline Latency | Full | VI |  | 6 |  | cycles |
| APERTURE | Aperture Delay ( $\mathrm{t}_{\mathrm{A}}$ ) | $25^{\circ} \mathrm{C}$ | V |  |  |  | ps |
|  | Aperture Uncertainty (Jitter) | $25^{\circ} \mathrm{C}$ | V |  | <1 |  | ps rms |

Table 4: Switching Specifications

## EXPLANATION OF TEST LEVELS

## TEST LEVEL

I $\quad 100 \%$ production tested.

II $\quad 100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and guaranteed by design and characterization at specified temperatures.

III Sample Tested Only

IV Parameter is guaranteed by design and characterization testing.

V Parameter is a typical value only.

VI $\quad 100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and guaranteed by design and characterization for industrial temperature range.

[^2]
## AD9289

## OUTLINE DIMENSIONS



Figure 2:


Figure 3:

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Ordering Guide

| Model | Temperature Range | Description |
| :--- | :--- | :--- |
| AD9289BBC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Ambient) | 64 CSP_BGA |
| AD9289/PCB | $25^{\circ} \mathrm{C}$ (Ambient) | Evaluation Board |

Table 5: Ordering Guide
$\square$
www.analog.com


[^0]:    Table 1

[^1]:    ${ }^{1}$ Specifications subject to change without notice
    ${ }^{2}$ Gain error and gain temperature coefficients are based on the ADC only (with a fixed 0.5 V external reference and a 1 V p-p differential analog input).
    ${ }^{3}$ Power dissipation measured with rated encode and a dc analog input (Outputs Static, IvdD $=0$.). Ivcc and Ivdd measured with TBD MHz analog input @ 0.5 dBFS .

[^2]:    ${ }^{1}$ tv and tpp are measured from the transition points of the CLK input to the $50 \% / 50 \%$ levels of the digital outputs swing. The digital output load during test is not to exceed an ac load of 5 pF or a dc current of $\pm 40 \mu \mathrm{~A}$. Rise and fall times measured from $20 \%$ to $80 \%$.

