- Total Unadjusted Error . . . $\pm 0.75$ LSB Max for ADC0808 and $\pm 1.25$ LSB Max for ADC0809
- Resolution of 8 Bits
- 100-us Conversion Time
- Ratiometric Conversion
- Monotonicity Over the Entire A/D Conversion Range
- No Missing Codes
- Easy interface with Microprocessors
- Latched 3-State Outputs
- Latched Address inputs
- Single 5-V Supply
- Low Power Consumption
- Designed to Be Interchangeable With National Semiconductor ADC0808, ADC0809


## description

The ADC0808 and ADC0809 are monolithic CMOS devices with an 8-channel multiplexer, an 8 -bit analog-to-digital (A/D) converter, and microprocessor-compatible control logic. The 8 -channel multiplexer can be controlled by a microprocessor through a 3-bit address decoder with address load to select any one of eight single-ended analog switches connected directly to the comparator. The 8 -bit A/D converter uses the successive-approximation conversion technique featuring a high-impedance threshold detector, a switched-capacitor array, a sample-and-hold, and a successive-approximation register (SAR). Detailed information on interfacing to most popular microprocessors is readily available from the factory.

N PACKAGE
(TOP VIEW)


FN PACKAGE
(TOP VIEW)


The comparison and converting methods used eliminate the possibility of missing codes, nonmonotonicity, and the need for zero or full-scale adjustment. Also featured are latched 3 -state outputs from the SAR and latched inputs to the multiplexer address decoder. The single $5-\mathrm{V}$ supply and low power requirements make the ADC0808 and ADC0809 especially useful for a wide variety of applications. Ratiometric conversion is made possible by access to the reference voltage input terminals.
The ADC0808 and ADC0809 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## CMOS ANALOG-TO-DIGITAL CONVERTERS

## WITH 8-CHANNEL MULTIPLEXERS

SLAS036 - JUNE 1981 - REVISED MAY 1988

## functional block diagram (positive logic)



FUNCTION TABLE

| INPUTS |  |  |  | SELECTED <br> ANALOG |
| :---: | :---: | :---: | :---: | :---: |
| ADDRESS | ALE |  |  |  |
| CHANNEL |  | A |  | 0 |
| L | L | L | $\uparrow$ | 1 |
| L | L | H | $\uparrow$ | 2 |
| L | H | L | $\uparrow$ | 3 |
| L | H | H | $\uparrow$ | 4 |
| H | L | L | $\uparrow$ | 5 |
| H | L | H | $\uparrow$ | 6 |
| H | H | L | $\uparrow$ | 7 |
| H | H | H | $\uparrow$ |  |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level
$\uparrow=$ low-to-high transition

## operating sequence



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ..................................................................... 6.5 V



Storage temperature range .................................................................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Case temperature for 10 seconds: FN package ........................................................ $260^{\circ} \mathrm{C}$
Lead temperature $1,6 \mathrm{~mm}(1 / 16 \mathrm{inch})$ from case for 10 seconds: N package ....................... $260^{\circ} \mathrm{C}$
NOTE 1: All voltage values are with respect to network ground terminal.
recommended operating conditions

|  | MIN | NOM | MAX |
| :--- | ---: | ---: | :---: |
| UnPply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 5 | 6 |
| Positive reference voltage, $\mathrm{V}_{\text {ref+ }}$ (see Note 2) | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+0.1$ | V |
| Negative reference voltage, $\mathrm{V}_{\text {ref- }}$ | 0 | -0.1 | V |
| Differential reference voltage, $\mathrm{V}_{\text {ref }+}-\mathrm{V}_{\text {ref- }}$ | 5 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ |  | V |  |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}-1.5$ |  | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ |  | 1.5 | V |

NOTE 2: Care must be taken that this rating is observed even during power-up.
electrical characteristics over recommended operating free-air temperature range. $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{l} \mathrm{O}=-360 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | Data outputs | $\mathrm{I}=1.6 \mathrm{~mA}$ |  |  | 0.45 | V |
|  |  | End of conversion | $\mathrm{I}^{\prime}=1.2 \mathrm{~mA}$ |  |  | 0.45 |  |
| Ioz | Off-state (high-impedance-state) output current |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 3 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=0$ |  |  | -3 |  |
| 1 | Control input current at maximum input voltage |  | $\mathrm{V}_{\mathrm{I}}=15 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IIL | Low-level control input current |  | $\mathrm{V}_{1}=0$ |  |  | -1 | $\mu \mathrm{A}$ |
| ICC | Supply current |  | $\mathrm{f}_{\text {clock }}=640 \mathrm{kHz}$ |  | 0.3 | 3 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance, control inputs |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
| $\mathrm{Co}^{\circ}$ | Output capacitance, data outputs |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 15 | pF |
|  | Resistance from REF+ to REF- |  |  |  | 1000 |  | k $\Omega$ |

[^0]
## analog multiplexer


$\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTE 3: Channel on-state current is primarily due to the bias current into or out of the threshold detector, and it varies directly with clock frequency.
timing requirements, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {ref+ }}=5 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=0 \mathrm{~V}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 10 | 640 | 1280 | kHz |
| $\mathrm{t}_{\text {conv }}$ | Conversion time | See Note 4 | 90 | 100 | 116 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{s})$ | Pulse duration, START |  | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{w} \text { (ALE) }}$ | Pulse duration ALE |  | 200 |  |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, ADDRESS |  | 50 |  |  | ns |
| th | Hold time, ADDRESS |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ | Delay time, EOC | See Notes 4 and 5 | 0 |  | 14.5 | $\mu \mathrm{s}$ |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {ref+ }}=5 \mathrm{~V}, \mathrm{~V}_{\text {ref- }}=0 \mathrm{~V}, \mathrm{f}_{\text {clock }}=640 \mathrm{kHz}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | ADC0808 |  |  | ADC0809 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX | MIN | TYP† | MAX |  |
| kSVS | Supply voltage sensitivity |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {reft }} \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | V to 5.25 V , See Note 6 | $\pm 0.05$ |  |  | $\pm 0.05$ |  |  | \%/V |
|  | Linearity error (see Note 7) |  |  | $\pm 0.25$ |  |  | $\pm 0.5$ |  |  | LSB |
|  | Zero error (see Note 8) |  |  | $\pm 0.25$ |  |  | $\pm 0.25$ |  |  | LSB |
| Total unadjusted error (see Note 9) |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 0.25$ | $\pm 0.5$ |  | $\pm 0.5$ |  | LSB |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | $\pm 0.75$ |  |  | $\pm 1.25$ |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |  |  |  | $\pm 1$ |  |  |  |
| ten | Output enable time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 80 | 250 |  | 80 | 250 | ns |
| $\mathrm{t}_{\text {dis }}$ | Output disable time | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 105 | 250 |  | 105 | 250 | ns |

$\dagger$ Typical values for all except supply voltage sensitivity are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, and all are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
NOTES: 4. Refer to the operating sequence diagram.
5. For clock frequencies other than $640 \mathrm{kHz}, \mathrm{t}_{\mathrm{d}(E O C)}$ maximum is 8 clock periods plus $2 \mu \mathrm{~s}$.
6. Supply voltage sensitivity relates to the ability of an analog-to-digital converter to maintain accuracy as the supply voltage varies. The supply and $\mathrm{V}_{\text {ref+ }}$ are varied together and the change in accuracy is measured with respect to full-scale.
7. Linearity error is the maximum deviation from a straight line through the end points of the A/D transfer characteristic.
8. Zero error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference between 11111111 and the converted output for full-scale input voltage.
9. Total unadjusted error is the maximum sum of linearity error, zero error, and full-scale error.

## PRINCIPLES OF OPERATION

The ADC0808 and ADC0809 each consists of an analog signal multiplexer, an 8-bit successive-approximation converter, and related control and output circuitry.

## multiplexer

The analog multiplexer selects 1 of 8 single-ended input channels as determined by the address decoder. Address load control loads the address code into the decoder on a low-to-high transition. The output latch is reset by the positive-going edge of the start pulse. Sampling also starts with the positive-going edge of the start pulse and lasts for 32 clock periods. The conversion process may be interrupted by a new start pulse before the end of 64 clock periods. The previous data will be lost if a new start of conversion occurs before the 64th clock pulse. Continuous conversion may be accomplished by connecting the end-of-conversion output to the start input. If used in this mode, an external pulse should be applied after power up to assure start up.

## converter

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (Figure 1). In the first phase of the conversion process, the analog input is sampled by closing switch $\mathrm{S}_{\mathrm{C}}$ and all $\mathrm{S}_{\mathrm{T}}$ switches, and by simultaneously charging all the capacitors to the input voltage.
In the next phase of the conversion process, all $\mathrm{S}_{\mathrm{T}}$ and $\mathrm{S}_{\mathrm{C}}$ switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference voltage. In the switching sequence, all eight capacitors are examined separately until all 8 bits are identified, and then the charge-convert sequence is repeated. in the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 128). Node 128 of this capacitor is switched to the reference voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. If the voltage at the summing node is greater than the trip-point of the threshold detector (approximately one-half the $\mathrm{V}_{\mathrm{CC}}$ voltage), a bit is placed in the output register, and the 128 -weight capacitor is switched to REF-. If the voltage at the summing node is less than the trip point of the threshold detector, this 128 -weight capacitor remains connected to REF+ through the remainder of the capacitor-sampling (bit-counting) process. The process is repeated for the 64 -weight capacitor, the 32 -weight capacitor, and so forth down the line, until all bits are counted.
With each step of the capacitor-sampling process, the initial charge is redistributed among the capacitors. The conversion process is successive approximation, but relies on charge redistribution rather than a successive-approximation register (and reference DAC) to count and weigh the bits from MSB to LSB.


Figure 1. Simplified Model of the Successive-Approximation System

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated Tl product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of Tl products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific Tl products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Amplifiers

Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
RF/IF and ZigBee® Solutions
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
dsw.ti.com
www.ti.com/clocks
nterface.ti.com
ogic.ti.com
oower.ticom
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lprt

| Applications |  |
| :---: | :---: |
| Audio | www.ti.com/audio |
| Automotive | www.ticom/automotiva |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontro |
| Medical | www.ti.com/medica |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | Www.ti.com/security |
| Telephony | Www.ti.com/telephony |
| Video \& Imaging | www.ti.com/vided |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated


[^0]:    $\dagger$ Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

