## National Semiconductor

## ADC0811 8-Bit Serial I/O A/D Converter With 11-Channel Multiplexer

## General Description

The ADC0811 is an 8 -Bit successive approximation A/D converter with simultaneous serial I/O. The serial input controls an analog multiplexer which selects from 11 input channels or an internal half scale test voltage.
An input sample-and-hold is implemented by a capacitive reference ladder and sampled data comparator. This allows the input signal to vary during the conversion cycle.
Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

## Features

- Separate asynchronous converter clock and serial data I/O clock.
-u 11-Channel multiplexer with 4-Bit serial address logic.
(auilt-in sample and hold function.
- Ratiometric or absolute voltage referencing.
- No zero or full-scale adjust required.
m Internally addressable test voltage.
m 0 V to 5 V input range with single 5 V power supply.
- TTL/MOS input/output compatible.
- $0.3^{\prime \prime}$ standard width 20 -pin dip or 20 -pin molded chip carrier


## Key Specifications

| - Resolution | 8 -Bits |
| :--- | ---: |
| Total unadjusted error | $\pm 1 / 2$ LSB and $\pm 1 \mathrm{LSB}$ |
| - Single supply | $5 \mathrm{~V}_{\mathrm{DC}}$ |
| - Low Power | 15 mW |
| - Conversion Time | $32 \mu \mathrm{~S}$ |

## Connection Diagrams

## Dual-In-Line Package



Top View
Molded Chip Carrier (PCC) Package


Order Number ADC0811J,N,V
See NS Packages J20A, N20A, V20A Use Ordering Information

## Functional Diagram



```
Absolute Maximum Ratings (Notes 182)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (VCC)
6.5 V
Voltage
    Inputs and Outputs \(\quad-0.3 \mathrm{~V}\) to \(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\)
    \(\pm 5 \mathrm{~mA}\)
    \(\pm 20 \mathrm{~mA}\)
Total Package Input Current (Note 3)
Storage Temperature
    \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Package Dissipation at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
```

| Lead Temp. (Soldering, 10 seconds) |  |
| :--- | :--- |
| Dual-In-Line Package (plastic) | $260^{\circ} \mathrm{C}$ |
| Dual-In-Line Package (ceramic) | $300^{\circ} \mathrm{C}$ |
| Molded Chip Carrier Package |  |
| Vapor Phase (60 seconds) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 seconds) | $220^{\circ} \mathrm{C}$ |
| ESD Susceptibility (Note 11) | 2000 V |


| Operating Ratings (Notes $1 \& 2)$ |  |
| :--- | ---: |
| Supply Voltage $(V C C)$ | $4.5 V_{D C}$ to $6.0 V_{D C}$ |
| Temperature Range | $T_{M I N} \leq T_{A} \leq T_{M A X}$ |
| ADC0811BCN, ADC0811CCN | $0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ |
| ADC0811BCJ, ADCO811BCV | $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ |
| ADC0811CCJ, ADC0811CCV | $-40^{\circ} \mathrm{C} \leq T_{A} \leq 85^{\circ} \mathrm{C}$ |
| ADC0811BJ, ADC0811CJ | $-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}$ |

## Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+4.6 \mathrm{~V}$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.1 \mathrm{~V}\right), \phi_{2} \mathrm{CLK}=2.097 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply from $T_{\text {MIN }}$ to $T_{\text {MAX; }}$ all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$.

| Parameter | Conditions | ADC0811BCJ, ADC0811BJ <br> ADC0811CCJ, ADC0811CJ |  |  | ADC0811BCN, ADC0811BCV ADC0811CCN, ADC0811CCV |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typical (Note 6) | Tested Limit (Note 7) | $\begin{array}{\|l} \text { Design } \\ \text { Limit } \\ \text { (Note 8) } \end{array}$ | Typical (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) |  |

## CONVERTER AND MULTIPLEXER CHARACTERISTICS



## Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+4.6 \mathrm{~V}$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.1 \mathrm{~V}\right), \phi_{2} \mathrm{CLK}=2.097 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply from $T_{\text {MIN }}$ to $T_{\text {MAX }}$; all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. (Continued)

| Parameter | Conditions | ADC0811BCJ, ADC0811BJADC0811CCJ, ADC0811CJ |  |  | $\begin{aligned} & \text { ADC0811BCN, ADC0811BCV } \\ & \text { ADC0811CCN, ADC0811CCV } \end{aligned}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typical (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) | Typical (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) |  |

DIGITAL AND DC CHARACTERISTICS

| $V_{\text {IN(1) }}$, Logical " 1 " Input Voltage (Min) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 2.0 |  | 2.0 | 2.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN(0) }}$, Logical "0" Input Voltage (Max) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  | 0.8 |  | 0.8 | 0.8 | V |
| IIN(1), Logical "1" Input Current (Max) | $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ | 0.005 | 2.5 | 0.005 | 2.5 | 2.5 | $\mu \mathrm{A}$ |
| IIN(0), Logical " 0 " Input Current (Max) | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -0.005 | -2.5 | -0.005 | 2.5 | -2.5 | $\mu \mathrm{A}$ |
| Vout(1), Logical "1" Output Voltage (Min) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \text { IOUT }=-360 \mu \mathrm{~A} \\ & \text { IOUT }=-10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 2.4 \\ 4.5 \\ \hline \end{array}$ |  | $\begin{aligned} & 2.4 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Vout(0), Logical " 0 " Output Voltage (Max) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  | 0.4 | 0.4 | V |
| Iout, TRI-STATE Output Current (Max) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -0.01 \\ 0.01 \end{gathered}$ | $\begin{gathered} -3 \\ 3 \end{gathered}$ | $\begin{gathered} -0.01 \\ 0.01 \\ \hline \end{gathered}$ | $\begin{gathered} -3 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} -3 \\ 3 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| ISOURCE, Output Source Current (Min) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -12 | -6.5 | -14 | -6.5 | -6.5 | mA |
| ISINK, Output Sink Current (Min) | $V_{\text {OUT }}=V_{\text {CC }}$ | 18 | 8.0 | 16 | 8.0 | 8.0 | mA |
| İC, Supply Current (Max) | $\overline{\mathrm{CS}}=1, \mathrm{~V}_{\text {REF }}$ Open | 1 | 2.5 | 1 | 2.5 | 2.5 | mA |
| $I_{\text {REF ( }}$ (Max) | $\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$ | 0.7 | 1 | 0.7 | 1 | 1 | mA |

## AC CHARACTERISTICS

| Parameter |  | Conditions | Typical (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\phi_{2}$ CLK, $\phi_{2}$ Clock Frequency | MIN |  | 0.70 |  | 1.0 | MHz |
|  | MAX |  | 3.0 | 2.0 | 2.1 |  |
| SCLK, Serial Data Clock Frequency | MIN |  |  |  | 5.0 | KHz |
|  | MAX |  | 700 | 525 | 525 |  |
| $\mathrm{T}_{\mathrm{C}}$, Conversion Process Time | MIN | Not Including MUX <br> Addressing and <br> Analog Input <br> Sampling Times | 48 |  | 48 | $\phi_{2}$ cycles |
|  | MAX |  | 64 |  | 64 |  |
| $t_{A C C}$, Access Time Delay From $\overline{\text { CS }}$ Falling Edge to DO Data Valid | MIN |  |  |  | 1 | $\phi_{2}$ cycles |
|  | MAX |  |  |  | 3 |  |
| tsET-UP, Minimum Set-up Time of $\overline{C S}$ Falling Edge to $\mathrm{S}_{\mathrm{CLK}}$ Rising Edge |  |  |  |  | $4 / \phi_{2 C L K}+\frac{1}{2 S_{C L K}}$ | sec |
| $t_{\mathrm{H}} \overline{\mathrm{CS}}, \overline{\mathrm{CS}}$ Hold Time After the Falling Edge of SCLK |  |  |  |  | 0 | ns |
| ${ }^{\text {t }}$ CS, Total $\overline{\text { CS }}$ Low Time | MIN |  |  |  | $t_{\text {set-up }}+8 / S_{\text {cLK }}$ | sec |
|  | MAX |  |  |  | 亿CS(min) $+48 / \phi_{2} \mathrm{CLK}$ | sec |
| $t_{\text {HDI }}$, Minimum DI Hold Time from $S_{\text {CLK }}$ Rising Edge |  |  | 0 |  | 0 | ns |
| $t_{\text {HDO }}$, Minimum DO Hold Time from $\mathrm{S}_{\mathrm{CLK}}$ Falling Edge |  | $\begin{aligned} & R_{L}=30 k, \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ |  |  | 10 | ns |

## Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+4.6 \mathrm{~V}$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.1 \mathrm{~V}\right), \phi_{2} \mathrm{CLK}=2.097 \mathrm{MHz}$ unless otherwise specified. Boldface limits apply from $T_{\text {MIN }}$ to $T_{\text {MAX }}$; all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$. (Continued)

| Parameter |  | Conditions | Typical (Note 6) |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS (Continued) |  |  |  |  |  |  |
| ${ }^{\text {tSDI }}$, Minimum DI Set-up Time to $\mathrm{S}_{\text {CLK }}$ Rising Edge |  |  | 200 |  | 400 | ns |
| tDDO, Maximum Delay From $\mathrm{S}_{\text {CLK }}$ Falling Edge to DO Data Valid | $\begin{aligned} & R_{L}=30 k, \\ & C_{L}=100 \mathrm{pF} \\ & \hline \end{aligned}$ |  | 180 | 400 | 400 | ns |
| ${ }^{1}$ TRI, Maximum DO Hold Time, ( $\overline{C S}$ Rising edge to DO TRI-STATE) | $\begin{aligned} & R_{L}=3 k, \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ |  | 90 | 150 | 150 | ns |
| ${ }^{t}$ CA, Analog Sampling Time | After Address Is Latched$\overline{\mathrm{CS}}=\text { Low }$ |  |  |  | 4/S clk $+1 \mu \mathrm{~s}$ | sec |
| $t_{\text {RDO }}$, Maximum DO <br> Rise Time | $\begin{aligned} & R_{L}=30 \mathrm{k} \Omega, \\ & C_{L}=100 \mathrm{pf} \end{aligned}$ | "TRI-STATE" to "HIGH". State | 75 | 150 | 150 | ns |
|  |  | "LOW' to "HIGH" State | 150 | 300 | 300 |  |
| $t_{\text {FDO }}$, Maximum DO <br> Fall Time | $\begin{aligned} & R_{L}=30 \mathrm{k} \Omega, \\ & C_{L}=100 \mathrm{pf} \\ & \hline \end{aligned}$ | "TRI-STATE" to "LOW' State | 75 | 150 | 150 | ns |
|  |  | "HIGH" to "LOW" State | 150 | 300 | 300 |  |
| $\mathrm{C}_{\mathbb{I}}$, Maximum Input Capacitance | Analog Inputs, ANO-AN10 and V REF |  | 11 |  | 55 | pF |
|  | All Others |  | 5 |  | 15 |  |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to ground.
Note 3: Under over voltage conditions ( $V_{I N}<O V$ and $V_{I N}>V_{C C}$ ) the maximum input current at any one pin is $\pm 5 \mathrm{~mA}$. If the voltage at more than one pin exceeds $\mathrm{V}_{\propto C}+.3 \mathrm{~V}$ the total package current must be limited to 20 mA . For example the maximum number of pins that can be over driven at the maximum current level of $\pm 5 \mathrm{~mA}$ is four.
Note 4: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.
Note 5: Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than $\mathrm{V}_{\mathrm{CC}}$ supply. Be careful during testing at low $\mathrm{V}_{\mathrm{CC}}$ levels ( 4.5 V ), as high level analog inputs ( 5 V ) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $\mathrm{V}_{I N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.
Note 6: Typicals are at $25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 7: Guaranteed and $100 \%$ production tested under worst case condition.
Note 8: Guaranteed, but not $100 \%$ production tested. These limits are not used to calculate outgoing quality levels.
Note 9: Channel leakage current is measured after the channel selection.
Note 10: 1 count $=V_{\text {REF }} / 256$.
Note 11: Human body model, 100 pF discharged through a $1.5 \mathrm{k} \Omega$ resistor.

## Test Circuits

Leakage Current


DO Except "TRI-STATE"


TL/H/5587-17


## Typical Performance Characteristics



Resistive Ladder Reference Current vs Temperature


## Timing Diagrams


-Strobing $\overline{\mathrm{CS}}$ High and Low will abort the present conversion and initiate a new serial I/O exchange.

Timing with a gated SCLK and $\overline{\mathrm{CS}}$ Continuously Low


TL/H/5587-9

Using $\overline{\mathrm{CS}}$ TO TRI-STATE DO


Note: Strobing $\overline{\mathrm{CS}}$ Low during this time interval will abort the conversion in process.

Timing Diagrams (Continued)

$\overline{\mathbf{C S}}$ Low During Conversion


TL/H/5587-5
Note: DO and DI lines share the 8-bit I/O shift register(see Functional Block Diagram). Since the MUX address bits are shifted in on SCLK rising edges while $\mathrm{S}_{\mathrm{CLK}}$ falling edges shift out conversion data on DO, the eighth falling edge of SCLK will shift out the MSB MUX address bit (A7) on DO. Thus, if addressing channels $\mathrm{CH} 8-\mathrm{CH} 10$, a high DO will occur momentarily (one $\phi_{2}$ clock period) until the 8 -bit I/O shift register is cleared by the internal EOC signal.

## Channel Addressing Table

TABLE I. ADC 0811 Channel Addressing

| MUX ADDRESS |  |  |  |  |  |  |  | ANALOG CHANNEL SELECTED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $A_{0}$ |  |
| 0 | 0 | 0 | 0 | X | X | X | X | CHO |
| 0 | 0 | 0 | 1 | X | X | X | X | CH 1 |
| 0 | 0 | 1 | 0 | X | X | X | X | CH 2 |
| 0 | 0 | 1 | 1 | X | X | X | $x$ | CH3 |
| 0 | 1 | 0 | 0 | X | X | x | X | CH4 |
| 0 | 1 | 0 | 1 | X | X | X | X | CH5 |
| 0 | 1 | 1 | 0 | X | X | x | X | CH6 |
| 0 | 1 | 1 | 1 | X | X | X | X | CH7 |
| 1 | 0 | 0 | 0 | X | X | x | $x$ | CH8 |
| 1 | 0 | 0 | 1 | X | X | X | X | CH9 |
| 1 | 0 | 1 | 0 | X | X | x | $x$ | CH10 |
| 1 | 0 | 1 | 1 | X | X | X | X | VTEST |
| 1 | 1 | X | X | X | X | X | X | LOGIC TEST MODE* |

- Analog channel inputs CHO thru CH 3 are logic outputs

Functional Block Diagram


## Functional Description

### 1.0 DIGITAL INTERFACE

The ADC0811 uses five input/output pins to implement the serial interface. Taking chip select ( $\overline{\mathrm{CS}}$ ) low enables the I/O data lines ( DO and DI ) and the serial clock input ( $\mathrm{S}_{\mathrm{CLK}}$ ). The result of the last conversion is transmitted by the A/D on the DO line, while simultaneously the DI line receives the address data that selects the mux channel for the next conversion. The mux address is shifted in on the rising edge of $\mathrm{S}_{\mathrm{CLK}}$ and the conversion data is shifted out on the falling edge. It takes eight $\mathrm{S}_{\text {CLK }}$ cycles to complete the serial I/O. A second clock ( $\phi_{2}$ ) controls the SAR during the conversion process and must be continuously enabled.

### 1.1 CONTINUOUS SCLK

With a continuous $\mathrm{S}_{\mathrm{CLK}}$ input $\overline{\mathrm{CS}}$ must be used to synchronize the serial data exchange (see Figure 1). The ADC0811 recognizes a valid $\overline{\mathrm{CS}}$ one to three $\phi_{2}$ clock periods after the actual falling edge of $\overline{\mathrm{CS}}$. This is implemented to ensure noise immunity of the $\overline{\mathrm{CS}}$ signal. Any spikes on $\overline{\mathrm{CS}}$ less than one $\phi_{2}$ clock period will be ignored. $\overline{\mathrm{CS}}$ must remain low during the complete I/O exchange which takes eight S SLK cycles. Although $\overline{C S}$ is not immediately acknowledged for the purpose of starting a new conversion, the falling edge of $\overline{\mathrm{CS}}$ immediately enables DO to output the MSB (D7) of the previous conversion.
The first $\mathrm{S}_{\mathrm{CLK}}$ rising edge will be acknowledged after a setup time ( $t_{\text {set-up }}$ ) has elapsed from the falling edge of $\overline{\mathrm{CS}}$. This and the following seven $\mathrm{S}_{\text {CLK }}$ rising edges will shift in the channel address for the analog multiplexer. Since there are 12 channels only four address bits are utilized. The first four $\mathrm{S}_{\text {CLK }}$ cycles clock in the mux address, during the next four $\mathrm{S}_{\text {CLK }}$ cycles the analog input is selected and sampled. During
this mux address/sample cycle, data from the last conversion is also clocked out on DO. Since D7 was clocked out on the falling edge of $\overline{C S}$ only data bits D6-D0 remain to be received. The following seven falling edges of $\mathrm{S}_{\text {CLK }}$ shift out this data on DO.
The 8th $\mathrm{S}_{\mathrm{CLK}}$ falling edge initiates the beginning of the A/D's actual conversion process which takes between 48 to $64 \phi_{2}$ cycles ( $T_{C}$ ). During this time $\overline{C S}$ can go high to TRI-STATE DO and disable the $\mathrm{S}_{\mathrm{CLK}}$ input or it can remain low. If $\overline{\mathrm{CS}}$ is held low a new I/O exchange will not start until the conversion sequence has been completed, however once the conversion ends serial I/O will immediately begin. Since there is an ambiguity in the conversion time ( $\mathrm{T}_{\mathrm{C}}$ ) synchronizing the data exchange is impossible. Therefore $\overline{\mathrm{CS}}$ should go high before the 48 th $\phi_{2}$ clock has elasped and return low after the 64th $\phi_{2}$ to synchronize serial communication.
A conversion or I/O operation can be aborted at any time by strobing $\overline{C S}$. If $\overline{\mathrm{CS}}$ is high or low less than one $\phi_{2}$ clock it will be ignored by the $A / D$. If the $\overline{C S}$ is strobed high or low between 1 to $3 \phi_{2}$ clocks the A/D may or may not respond. Therefore $\overline{\mathrm{CS}}$ must be strobed high or low greater than $3 \phi_{2}$ clocks to ensure recognition. If a conversion or I/O exchange is aborted while in process the consequent data output will be erroneous until a complete conversion sequence has been implemented.

### 1.2 DISCONTINUOUS SCLK

Another way to accomplish synchronous serial communication is to tie $\overline{\mathrm{CS}}$ low continuously and disable $\mathrm{S}_{\text {CLK }}$ after its 8th falling edge (see Figure 2). SCLK must remain low for


FIGURE 1


## Functional Description (Continued)

at least $64 \phi_{2}$ clocks to insure that the A/D has completed its conversion. If $\mathrm{S}_{\mathrm{CLK}}$ is enabled sooner, synchronizing to the data output on DO is not possible since an end of conversion signal from the $A / D$ is not available and the actual conversion time is not known. With $\overline{\mathrm{CS}}$ low during the conversion time ( $64 \phi_{2}$ max) DO will go low after the eighth falling edge of $\mathrm{S}_{\mathrm{CLK}}$ and remain low until the conversion is completed. Once the conversion is through DO will transmit the MSB. The rest of the data will be shifted out once SCLK is enabled as discussed previously.
If $\overline{C S}$ goes high during the conversion sequence $D O$ is tristated, and the result is not affected so long as $\overline{\mathrm{CS}}$ remains high until the end of the conversion.

### 1.2 MULTIPLEXER ADDRESSING

The four bit mux address is shifted, MSB first, into DI. Input data corresponds to the channel selected as shown in table 1. Care should be taken not to send an address greater than or equal to twelve ( 11 XX ) as this puts the $A / D$ in a digital testing mode. In this mode the analog inputs CH 0 thru CH 3 become digital outputs, for our use in production testing.

### 2.0 ANALOG INPUT

### 2.1 THE INPUT SAMPLE AND HOLD

The ADC0811's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for $1 \mu \mathrm{sec}$ after the
eighth $S_{\text {CLK }}$ falling edge. The hold mode is initiated with the start of the conversion process. An acquisition window of ${ }^{4}{ }^{S_{\text {CLK }}}+1 \mu \mathrm{sec}$ is therefore available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result.

In the most simple case, the ladder's acquisition time is determined by the $R_{\text {on }}(3 \mathrm{~K})$ of the multiplexer switches and the total ladder capacitance (90pf). These values yield an acquisition time of about $2 \mu \mathrm{sec}$ for a full scale reading. Therefore the analog input must be stable for at least $2 \mu \mathrm{sec}$ before and $1 \mu \mathrm{sec}$ after the eighth $\mathrm{S}_{\mathrm{CLK}}$ falling edge to ensure a proper conversion. External input source resistance and capacitance will lengthen the acquisition time and should be accounted for.
Other conventional sample and hold error specifications are included in the error and timing specs of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC0811's total unadjusted error, while the hold settling time is included in the A/D's max conversion time of $64 \phi_{2}$ clock periods. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.

## Typical Applications



Ordering Information

| Temperature Range |  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| Total Unadjusted Error | $\pm 1 / 2$ LSB | ADC0811BCN | ADC0811BCJ ADC0811BCV | ADC0811BJ |
|  | $\pm 1$ LSB | ADC0811CCN | $\begin{aligned} & \text { ADC0811CCJ } \\ & \text { ADC0811CCV } \end{aligned}$ | ADC0811CJ |
| Package Outline |  | N20A | J20A, V20A | J20A |

