## ADC0841 8-Bit $\mu$ P Compatible A/D Converter

## General Description

The ADC0841 is a CMOS 8 -bit successive approximation A/D converter. Differential inputs provide low frequency input common mode rejection and allow offsetting the analog range of the converter. In addition, the reference input can be adjusted enabling the conversion of reduced analog ranges with 8 -bit resolution.
The A/D is designed to operate with the control bus of a variety of microprocessors. TRI-STATE® output latches that directly drive the data bus permit the A/D to be configured as a memory location or I/O device to the microprocessor with no interface logic necessary.

## Features

- Easy interface to all microprocessors
- Operates ratiometrically or with $5 \mathrm{~V}_{\mathrm{DC}}$ voltage reference
- No zero or full-scale adjust required
- Internal clock
- 0 V to 5 V input range with single 5 V power supply
- $0.3^{n}$ standard width 20-pin package
- 20 Pin Molded Chip Carrier Package


## Key Specifications

| - Resolution | 8 Bits |
| :--- | ---: |
| - Total Unadjusted Error | $\pm 1 / 2$ LSB and $\pm 1 \mathrm{LSB}$ |
| - Single Supply | 5 VDC |
| Low Power | 15 mW |
| - Conversion Time | $40 \mu \mathrm{~s}$ |

## Block and Connection Diagrams



TL/H/8557-1


Molded Chip Carrier Package


TL/H/8557-3
Top View

```
Absolute Maximum Ratings (Notes 1&2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (VCC)
6.5V
Voltage
    Logic Control Inputs -0.3V to V 
    At Other Inputs and Outputs }\quad-0.3\textrm{V}\mathrm{ to V VCC}+0.3\textrm{V
Input Current Per Pin (Note 3) }\pm5\textrm{mA
Input Current Per Package (Note 3)
Storage Temperature
Package Dissipation at TA}=2\mp@subsup{5}{}{\circ}\textrm{C
                                \pm 2 0 ~ m A
-65}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to + 150}\mp@subsup{}{}{\circ}\textrm{C
                        8 7 5 ~ m W
```

| Lead Temp. (Soldering, 10 seconds) |  |
| :--- | ---: |
| Dual-In-Line Package (Plastic) | $260^{\circ} \mathrm{C}$ |
| Dual-In-Line Package (Ceramic) | $300^{\circ} \mathrm{C}$ |
| Molded Chip Carrier Package |  |
| Vapor Phase (60 seconds) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 seconds) | $220^{\circ} \mathrm{C}$ |
| ESD Susceptibility (Note 10) | 800 V |
|  |  |
| Operating Conditions (Notes 1 and 2) |  |
| Supply Voltage (VCC) | $4.5 \mathrm{~V}_{\mathrm{DC}}$ to $6.0 \mathrm{~V}_{\mathrm{DC}}$ |
| Temperature Range | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{MAX}}$ |
| ADC0841BCN, ADC0841CCN | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ |
| ADC0841BCJ, ADC0841CCJ, | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |
| ADC0841BCV, ADC0841CCV |  |
| ADC0841BJ, ADC0841CJ | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ |

Electrical Characteristics the following specifications apply for $\mathrm{V}_{C C}=5 \mathrm{~V}_{\mathrm{DC}}$ unless otherwise specified.
Boldface limits apply from $T_{\text {MIN }}$ to $T_{\text {MAX; }}$ all other limits $T_{A}=T_{i}=25^{\circ} \mathrm{C}$.

| Parameter | Conditions | ADC0841BJ, ADC0841BCJ ADC0841CJ, ADC0841CCJ |  |  | ADC0841BCN, ADC0841CCN ADC0841BCV, ADC0841CCV |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ (Note 6) |  | Design Limit (Note 8) | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ |  |  |  |

CONVERTER AND MULTIPLEXER CHARACTERISTICS

| Maximum Total Unadjusted Error ADC0841BCN, BCV ADC0841BJ, BCJ ADC0841CCN, CCV ADC0841CJ, CCJ | $\begin{aligned} & V_{\text {REF }}=5.00 \mathrm{~V}_{\mathrm{DC}} \\ & \text { (Note 4) } \end{aligned}$ |  | $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 \end{aligned}$ |  | $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 1 / 2 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Reference Input Resistance |  | 2.4 | 1.1 | 2.4 | 1.2 | 1.1 | k $\Omega$ |
| Maximum Reference Input Resistance |  | 2.4 | 5.9 | 2.4 | 5.4 | 5.9 | k $\Omega$ |
| Maximum Common-Mode Input Voltage | (Note 5) |  | $\mathrm{V}_{\mathbf{c c}}+0.05$ |  | $\mathrm{V}_{\mathrm{CC}}+0.05$ | $V_{c c}+0.05$ | V |
| Minimum Common-Mode Input Voltage | (Note 5) |  | GND-0.05 |  | GND-0.05 | GND-0.05 | V |
| DC Common-Mode Error | Differential Mode | $\pm 1 / 16$ | $\pm 1 / 4$ | $\pm 1 / 16$ | $\pm 1 / 4$ | $\pm 1 / 4$ | LSB |
| Power Supply Sensitivity | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ | $\pm 1 / 16$ | $\pm 1 / 8$ | $\pm 1 / 16$ | $\pm 1 / 8$ | $\pm 1 / 8$ | LSB |

Electrical Characteristics The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}_{\mathrm{DC}}$ unless otherwise specified.
Boldface limits apply from $T_{\text {MIN }}$ to $T_{\text {MAX }}$; all other limits $T_{A}=T_{j}=25^{\circ} \mathrm{C}$. (Continued)

| Symbol | Parameter | Conditions | ADC0841BJ, ADC0841BCJ ADC0841CJ, ADC0841CCJ |  |  | ADC0841BCN, ADC0841CCN ADC0841BCV, ADC0841CCV |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) | Typ (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) |  |
| DIGITAL AND DC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IN}(1)}$ | Logical "1" Input Voltage (Min) | $V_{C C}=5.25 \mathrm{~V}$ |  | 2.0 |  |  | 2.0 | 2.0 | V |
| $\mathrm{V}_{\text {IN(0) }}$ | Logical "0" Input Voltage (Max) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ |  | 0.8 |  |  | 0.8 | 0.8 | V |
| $\ln (1)$ | Logical "1" Input Current (Max) | $\mathrm{V}_{1 \mathrm{~N}}=5.0 \mathrm{~V}$ | 0.005 | 1 |  | 0.005 |  | 1 | $\mu \mathrm{A}$ |
| InN(0) | Logical "0" Input Current (Max) | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | -0.005 | -1 |  | -0.005 |  | -1 | $\mu \mathrm{A}$ |
| VOUT(1) | Logical "1" <br> Output Voltage (Min) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \text { IOUT }=-360 \mu \mathrm{~A} \\ & \text { IOUT }=-10 \mu \mathrm{~A} \end{aligned}$ |  | $\begin{aligned} & 2.4 \\ & 4.5 \end{aligned}$ |  |  | $\begin{aligned} & 2.8 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| V OUT(0) | Logical " 0 " Output Voltage (Max) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA} \end{aligned}$ |  | 0.4 |  |  | 0.34 | 0.4 | V |
| Iout | TRI-STATE Output Current (Max) | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -0.01 \\ 0.01 \end{gathered}$ | $\begin{gathered} -3 \\ 3 \end{gathered}$ |  | $\begin{gathered} -0.01 \\ 0.01 \end{gathered}$ | $\begin{gathered} \hline-0.3 \\ 0.3 \end{gathered}$ | $\begin{gathered} -3 \\ 3 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| IsOURCE | Output Source Current (Min) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -14 | -6.5 |  | -14 | -7.5 | -6.5 | mA |
| ISINK | Output Sink <br> Current (Min) | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ | 16 | 8.0 |  | 16 | 9.0 | 8.0 | mA |
| ICC | Supply Current (Max) | $\overline{C S}=1, V_{\text {REF }}$ Open | 1 | 2.5 |  | 1 | 2.3 | 2.5 | mA |

AC Characteristics The following specifications apply for $\mathrm{V}_{C C}=5 \mathrm{~V}_{\mathrm{DC},} \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10$ ns unless otherwise specified.
Boldface limits apply from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX; }}$ all other limits $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Typ <br> (Note 6) | Tested Limit (Note 7) | Design Limit (Note 8) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}$ | Maximum Conversion Time (See Graph) |  | 30 | 40 | 60 | $\mu \mathrm{s}$ |
| tw( $\overline{W R}$ ) | Minimum $\overline{\text { WR }}$ Pulse Width | (Note 9) | 50 | 150 |  | ns |
| $t_{\text {ACC }}$ | Maximum Access Time (Delay from Falling Edge of $\overline{\mathrm{RD}}$ to Output Data Valid) | $\begin{aligned} & C_{L}=100 \mathrm{pF} \\ & \text { (Note 9) } \end{aligned}$ | 145 | 225 |  | ns |
| $\mathrm{t}_{1 \mathrm{H}, \mathrm{t}_{\text {OH}}}$ | TRI-STATE Control (Maximum Delay from Rising Edge of $\overline{\mathrm{RD}}$ to Hi -Z State) | $\begin{aligned} & C_{L}=10 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \\ & \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}(\text { Note } 9) \end{aligned}$ | 125 |  | 200 | ns |
|  | Maximum Delay from Falling Edge of $\overline{W R}$ or $\overline{\mathrm{RD}}$ to Reset of INTR | (Note 9) | 200 | 400 |  | ns |
| $\mathrm{C}_{\text {IN }}$ | Capacitance of Logic Inputs |  | 5 |  |  | pF |
| Cout | Capacitance of Logic Outputs |  | 5 |  |  | pF |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to the ground pins.
Note 3: During over-voltage conditions $\left(V_{I N}<O V\right.$ and $\left.V_{I N}>V_{C C}\right)$ the maximum input current at any one pin is $\pm 5 \mathrm{~mA}$. If the current is limited to $\pm 5 \mathrm{~mA}$ at all the pins no more than four pins can be in this condition in order to meet the Input Current Per Package ( $\pm 20 \mathrm{~mA}$ ) specification.
Note 4: Total undajusted error includes offset, full-scale, and linearity.
Note 5: For $V_{I N}(-) \geq V_{I N}(+)$ the digital output code will be 00000000 . Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than $\mathrm{V}_{\mathrm{CC}}$ supply. Be careful during testing at low $\mathrm{V}_{\mathrm{C}}$ levels ( 4.5 V ), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog $V_{i N}$ does not exceed the supply voltage by more than 50 mV , the output code will be correct. To achieve an absolute $0 \mathrm{~V}_{\mathrm{DC}}$ to $5 \mathrm{~V}_{\mathrm{DC}}$ input voltage range will therefore require a minimum supply voltage of $4.950 \mathrm{~V}_{\mathrm{DC}}$ over temperature variations, initial tolerance and loading.
Note 6: Typicals are at $25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 8: Design limits are guaranteed but not $100 \%$ production tested. These limits are not used to calculate outgoing quality levels.
Note 9: The temperature coeflicient is $0.3 \% /{ }^{\circ} \mathrm{C}$.
Note 10: Human body model, 100 pF discharged through $1.5 \mathrm{k} \Omega$ resistor.

## Timing Diagram



TL/H/8557-9
Note 1: Read strobe must occur at least 600 ns after the assertion of interrupt to guarantee reset of INTR.

## Typical Performance Characteristics




Unadjusted Offset Error vs Vref Voltage



TL/H/8557-7


Power Supply Current vs Temperature


Conversion Time vs Temperature


TRI-STATE Test Circuits and Waveforms


TL/H/8557-5



Functional Block Diagram


## Functional Description

A conversion is initiated via the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of $\overline{W R}$ will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR starts a conversion. After the conversion cycle ( $t_{c} \leq 60$ $\mu \mathrm{sec})$, which is set by the internal clock frequency, the digital data is transferred to the output latch and the $\overline{\mathrm{NTR}}$ is asserted low. Taking $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low resets INTR output high and transfers the conversion result on the output data lines (DB0-DB7).

## Applications Information

### 1.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of this converter defines the voltage span of the analog input (the difference between $\mathrm{V}_{\mathrm{IN}}(\mathrm{MAX})$ and $\left.\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}\right)$ over which the 256 possible output codes apply. The device can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of $1.1 \mathrm{k} \Omega$. This pin is the top of a resistor divider string used for the successive approximation conversion.
In a ratiometric system (Figure 1a), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the $\mathrm{V}_{\text {Ref }}$ pin can be tied to $\mathrm{V}_{\mathrm{CC}}$. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.
For absolute accuracy (Figure 1b), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with this converter.
The maximum value of the reference is limited to the $\mathrm{V}_{\mathrm{C}}$ supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5 V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{\text {REF }} / 256$ ).

### 2.0 THE ANALOG INPUTS

### 2.1 Analog Differential Voltage Inputs and CommonMode Rejection

The differential inputs of this converter actually reduce the effects of common-mode input noise, a signal common to both selected " + " and " - " inputs for a conversion $(60 \mathrm{~Hz}$ is most typical). The time interval between sampling the "+" input and then the "-" input is $1 / 2$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$
V_{E R R O R}(M A X)=V_{\text {peak }}(2 \pi f \mathrm{CM}) \times 0.5 \times\left(\frac{\mathrm{t}_{\mathrm{C}}}{8}\right)
$$

where fCM is the frequency of the common-mode signal, Vpeak is its peak voltage value and $\mathrm{t}_{\mathrm{C}}$ is the conversion time.

For a 60 Hz common-mode signal to generate a $1 / 4$ LSB error ( $\approx 5 \mathrm{mV}$ ) with the converter running at $40 \mu \mathrm{~S}$, its peak value would have to be 5.43 V . This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

### 2.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the " + " input and exit the " - " input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than $1 \mathrm{k} \Omega$. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

### 3.0 OPTIONAL ADJUSTMENTS

### 3.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}$, is not ground, a zero offset can be done. The converter can be made to output 00000000 digital code for this minimum input voltage by biasing the $\mathrm{V}_{\mathrm{IN}^{\prime}}(-)$ input at this $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}$ value.
The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V - input and applying a small magnitude positive voltage to the $\mathrm{V}+$ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 00000001 and the ideal $1 / 2$ LSB value ( $1 / 2 \mathrm{LSB}=9.8$ mV for $\left.\mathrm{V}_{\text {REF }}=5.000 \mathrm{~V}_{\mathrm{DC}}\right)$.

### 3.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is $11 / 2$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the $\mathrm{V}_{\text {REF }}$ input for a digital output code changing from 11111110 to 11111111.

### 3.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the $A / D$ is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A voltage which equals this desired zero reference plus $1 / 2$ LSB (where the LSB is calculated for the desired analog span, $1 \mathrm{LSB}=$ analog span/256) is applied to the " + " input ( $\mathrm{V}_{\mathrm{IN}}{ }^{(+)}$) and the zero reference voltage at the "-" input $\left(\mathrm{V}_{\mathbb{I}}{ }^{(-)}\right)$should then be adjusted to just obtain the $00_{\text {HEX }}$ to $01_{\text {HEX }}$ code transition.

## Applications Information (Continued)


a) Ratiometric


TL/H/8557-12
b) Absolute with a Reduced Span

FIGURE 1. Referencing Examples

The full-scale adjustment should be made [with the proper $\mathrm{V}_{\mathrm{IN}}(-)$ voltage applied] by forcing a voltage to the $\mathrm{V}_{\mathrm{IN}}(+)$ input which is given by:

$$
\mathrm{V}_{\mathrm{IN}}(+) \text { fs adj }=\mathrm{V}_{\mathrm{MAX}}-1.5\left[\frac{\left(\mathrm{~V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}\right)}{256}\right]
$$

where $\mathrm{V}_{\mathrm{MAX}}=$ the high end of the analog input range and
$\mathrm{V}_{\text {MIN }}=$ the low end (the offset zero) of the analog range. (Both are ground referenced.)
The $V_{\text {REF }}$ (or $V_{C C}$ ) voltage is then adjusted to provide a code change from $\mathrm{FE}_{\text {HEX }}$ to $\mathrm{FF}_{\text {HEX }}$. This completes the adjustment procedure.
For an example see the Zero-Shift and Span Adjust circuit below.


## Applications Information (Continued)

Span Adjust $\mathbf{O V} \leq \mathbf{V}_{\mathbf{I N}} \leq \mathbf{3 V}$


TL/H/8557-14


High Accuracy Comparator

$\mathrm{DO}=$ all is if $\mathrm{V}_{\mathrm{IN}}(+)>\mathrm{V}_{\mathbb{N}}(-)$
$D O=$ all $0 s$ if $V_{I N}(+)<V_{I N}(-)$

Diodes are 1N914

## Applications Information (Continued)


(8)

TL/H/8557-19

Operating with Automotive Ratiometric Transducers


TL/H/8557-17

## Applications Information (Continued)

|  |  | SAMPLE PROGRAM FOR ADC0841—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ORG | OH |  |
| 0000 | 0410 |  | JMP | BEGIN | ;START PROGRAM AT ADDR 10 |
|  |  |  | ORG | 10H | ;MAIN PROGRAM |
| 0010 | B9 FF | BEGIN: | MOV | R1, \# OFFH | ;LOADR1 WITH A UNUSED ADDR :LOCATION |
| 0012 | B8 20 |  | MOV | R0, \#20H | ;A/D DATA ADDRESS |
| 0014 | 89 FF |  | ORL | P1, \# OFFH | ;SET PORT 1 OUTPUTS HIGH |
| 0016 | 2300. |  | MOV | $\mathrm{A}, \mathrm{OOH}$ | ;LOAD THE ACC WITH 00 |
| 0018 | 1450 |  | CALL | CONV | ;CALL THE CONVERSION SUBROUTINE |
|  |  |  | ;CONTI | MAIN PROGR |  |
|  |  |  | ;CONV | N SUBROUT |  |
|  |  |  | ;ENTR | -A/D MUX |  |
|  |  |  | ;EXIT: | CONVERTED |  |
|  |  |  | ORG | 50 H |  |
| 0050 | 99 FE | CONV: | ANL | P1,\#0FEH | ;CHIP SELECT THE A/D |
| 0052 | 91 |  | MOVX | @R1,A | ;START CONVERSION |
| 0053 | 09 | LOOP: | IN | A,P1 | ;iNPUT INTR STATE |
| 0054 | 3253 |  | JB1 | LOOP | ;IF $\overline{\text { NTR }}=1$ GOTO LOOP |
| 0056 | 81 |  | MOVX | A,@R1 | ; IF $\overline{\text { INTR }}=0$ INPUT A/D DATA |
| 0057 | 8901 |  | ORL | P1,801H | ;CLEAR THE A/D CHIP SELECT |
| 0059 | A0 |  | MOV | @R0,A | ;STORE THE A/D DATA |
| 005A | 83 |  | RET |  | ;RETURN TO MAIN PROGRAM |

ADC0841-INS8039 Interface


TL/H/8557-20

Applications Information (Continued)



Note: A conversion is started, then a $60 \mu s$ wait for the A/D to complete a conversion and the data is stored at address ADDTA for the first conversion, ADDTA +1 for the second conversion, etc. for a total of 8 conversions.

## Ordering Information

| Temperature <br> Range | Total Unadjusted Error |  | Package <br> Outline |
| :--- | :---: | :---: | :---: |
|  | $\pm 1 / 2$ LSB | $\pm 1$ LSB |  |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | ADC0841BCN | ADC0841CCN | N20A Cerdip |
| $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | ADC0841BCJ | ADC0841CCJ | J20 |
|  | ADC0841BCV | ADC0841CCV | V20A Molded Chip Carrier |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | ADC0841BJ | ADC0841CJ | J20A Cerdip |

