## ADC-304 <br> 8-Bit, 20MHz, Low-Power <br> Flash A/D Converters

## FEATURES

- 8-bit resolution
- 20MHz conversion rate
- $\pm 1 / 2$ LSB maximum nonlinearity
- 8MHz input bandwidth
- Low power consumption, 375 mW
- TTL compatible
- Single or dual supply operation



## GENERAL DESCRIPTION

Datel's ADC-304 is an 8 -bit, 20 MHz analog-to-digital flash converter. The ADC-304 offers many performance features not obtainable from other flash A/D's

Key reatures include a low power dissipation of 375 mW and TTL-compatible outputs. A wide analog input bandwidth of $8 \mathrm{MHz}(-3 \mathrm{~dB})$ allows operation without the need of a samplehold. Also, single +5 V supply operation is obtainable with an input range of +3 to +5 V , eliminating the need for an additional power supply. A 0 to -2 V input range is available with $\pm 5 \mathrm{~V}$ supply operation.
Another novel feature of the ADC-304 is its user-selectable output coding. The MINV and LINV pins allow selection of binary, complementary binary, and if external offset circuitry is used for bipolar inputs, offset binary, two's complement and complementary two's complement coding
The ADC-304 is supplied in a 28 -pin plastic DIP or a 28 -pin plastic SOP package. Operating temperature range is -20 to $+75^{\circ}$ C. Storage temperature range is -55 to $+150^{\circ} \mathrm{C}$.


INPUT/OUTPUT CONNECTIONS PLASTIC DIP PACKAGE

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | BIT 1 (MSB) | 28 | MINV |
| 2 | BIT 2 | 27 | V $_{M}$ |
| 3 | BIT 3 | 26 | $V_{B}$ |
| 4 | BIT 4 | 25 | ANALOG GND |
| 5 | DIGITAL GND | 24 | NO CONNECT |
| 6 | +5V POWER | 23 | ANALOG INPUT |
| 7 | $-5.2 V ~ P O W E R ~$ | 22 | NO CONNECT |
| $\mathbf{8}$ | $-5.2 V ~ P O W E R ~$ | 21 | ANALOG INPUT |
| 9 | $-5.2 V$ POWER | 20 | NO CONNECT |
| $\mathbf{1 0}$ | +5V POWER | 19 | ANALOG GND |
| $\mathbf{1 1}$ | DIGITAL GND | 18 | V |
| $\mathbf{1 2}$ | LINV | 17 | CLOCK INPUT |
| $\mathbf{1 3}$ | BIT 5 | 16 | BIT 8 (LSB) |
| $\mathbf{1 4}$ | BIT 6 | 15 | BIT 7 |

INPUT/OUTPUT CONNECTIONS PLASTIC SOP PACKAGE

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | ANALOG INPUT | 28 | ANALOG INPUT |
| 2 | V $_{\mathrm{B}}$ SENSE | 27 | $V_{T}$ SENSE |
| 3 | ANALOG GND | 26 | ANALOG GND |
| 4 | V $_{\mathrm{B}}$ | 25 | $V_{T}$ |
| 5 | V $_{\mathrm{M}}$ | 24 | CLOCK INPUT |
| 6 | NO CONNECT | 23 | BIT 8 (LSB) |
| 7 | MINV | 22 | BIT 7 |
| 8 | BIT 1 (MSB) | 21 | BIT 6 |
| 9 | BIT 2 | 20 | BIT 5 |
| 10 | BIT 3 | 19 | LINV |
| 11 | BIT 4 | 18 | DIGITAL GND |
| 12 | DIGITAL GND | 17 | +5V POWER |
| 13 | +5V POWER | 16 | OVERRANGE |
| 14 | $-5.2 V ~ P O W E R ~$ | 15 | $-5.2 V$ POWER |

Figure 1. ADC-304 Functional Block Diagram

DATEL, Inc., 11 Cabot Boulevard, Mansfield, MA 02048-1151 (U.S.A.) • Tel: (508) 339-3000 Fax: (508) 339-6356 • For immediate assistance (800) 233-2765

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS |  | LIMITS | UNITS |
| :---: | :---: | :---: | :---: |
| Supply Voltages | $+\mathrm{V}_{\text {S }}$ to GND | 0 to +6 | Volts |
|  | - $\mathrm{V}_{\text {S }}$ to GND | 0 to -6 | Volts |
| Input Voltage (Analog) | Vin (dual power supply) | $-\mathrm{V}_{\mathrm{S}}$ to (ANA GND +0.3 ) | Volts |
| Input Voltage (Reference) | $V_{T}, V_{B}, V_{M}$ (dual power supply) | $-\mathrm{V}_{\mathrm{s}}$ to (ANA GND +0.3 ) | Volts |
|  | $\left\|V_{T}-V_{B}\right\|$ | 2.5 | Volts |
| Input Current |  | -3.0 to +3.0 | mA |
| Input Voltage (Digtal) | Digital Inputs | -0.5 to $+\mathrm{V}_{\mathrm{s}}$ | Volts |

## FUNCTIONAL SPECIFICATIONS

Unless otherwise noted, the following specifications apply to the ADC-304 when used ether with a single or dual power source. The test conditions are:

| For single power supply operation: $\begin{aligned} & +V_{S}=+5 \mathrm{~V}, \mathrm{DIG} G N D=0 \mathrm{~V} \\ & -V_{S}=0 V, V_{T}=+5 \mathrm{~V} \\ & V_{\mathrm{B}}=+3 \mathrm{~V}, \mathrm{TA}_{A}=+25^{\circ} \mathrm{C} \\ & \text { ANA GND }=+5 \mathrm{~V}, \mathrm{t}_{\mathrm{s}}=20 \mathrm{MHz} \end{aligned}$ | For dual power supply operation:$\begin{aligned} & +V_{S}=+5 \mathrm{~V}, \text { DIG GND }=0 \mathrm{~V} \\ & -V_{S}=-5.2 V, V_{T}=0 V \\ & V_{B}=-2 V, T_{A}=+25^{\circ} \mathrm{C} \\ & \text { ANA GND }=0 \mathrm{~V}, \mathrm{f}_{\mathrm{s}}=20 \mathrm{MHz} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
| Input Range | $V_{B}$ |  | $V_{T}$ | Volts |
| Input Capacitance | - | 30 | 35 | pF |
| Input Bias Current | 15 | 50 | 100 | $\mu \mathrm{A}$ |
| Offset Voltage |  |  |  |  |
| $V_{T}$ | -8 | -13 | -19 | mV |
| $V_{B}$ | 0 | +5 | +11 | mV |

DIGITAL INPUTS

| Logic Levels |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Logic "1" |  |  |  |  |
| Logic "0" | +2.0 | - | - | Volts |
| Logic Innut Currents | - | - | +0.8 | Vots |
| Logic "1" | - | -100 | -150 | $\mu \mathrm{~A}$ |
| Logic "0" | -0.1 | -0.32 | -0.5 | mA |

PERFORMANCE

| Conversion Rate (1) | 20 | - | - | MHz |
| :---: | :---: | :---: | :---: | :---: |
| Integral Nonlinearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Nonlinearity | - | - | $\pm 1 / 2$ | LSB |
| Differential Gain Error (2) | - | - | 1.5 | \% |
| Differential Phase Error (2) | - | - | 0.5 | degrees |
| Aperture Delay Ta | 5 | 7 | 9 | ns |
| Aperture Uncertainty | - | 30 | - | ps |
| Signal-to-Noise and Distortion (Vin $=$ full scale, $f_{s}=20 \mathrm{MHz}$ ) |  |  |  |  |
| fin $=1 \mathrm{MHz}$ |  | 47 |  | dB |
| fin $=5 \mathrm{MHz}$ |  | 43 |  | dB |
| fin $=10 \mathrm{MHz}$ |  | 35 |  | dB |
| Clock Pulse Width |  |  |  |  |
| Tpw1 | 35 | - | - | ns |
| Tpw0 | 10 | - | - | ns |
| Reference Pin Current | 11 | 15 | 18 | mA |
| Reference Resistance ( $\mathrm{V}_{\mathrm{T}}$ to $\mathrm{V}_{\mathrm{B}}$ ) | - | 130 | - | Ohms |
| Reference Input (dual supply) |  |  |  |  |
| $V_{\top}$ | -0.1 | 0 | +0.1 | Vots |
| $V_{B}$ | -1.8 | -2.0 | -2.2 | Vots |

Footnotes:
(1) $f_{n}=1 \mathrm{kHz}$, ramp
(2) NTSC 40 IRE-modulated ramp, ts $=14.3 \mathrm{MHz}$

| DIGITAL OUTPUTS | MIN. | TYP. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Resolution and Output Coding | 8 <br> Straght binary <br> Complementary binary <br> Two's complement |  |  | bits |
| Logic Levels |  |  |  |  |
| Logic "1" <br> Logic " 0 " | Complementary two's complement " |  |  |  |


| Single Power Supply Supply Votage $=+V_{S}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Supply Votage $=+V_{\text {s }}$ | +4.75 | +5.0 | +5.25 | Vots |
| Supply Voltage $=-V_{s}$ | - | 0 | - | Vots |
| Supply Current = +ls | +56 | +71 | +91 | mA |
| Power Dissipation | 280 | 355 | 455 | mW |
| Dual Power Supply |  |  |  |  |
| Supply Votage $=+V_{\text {S }}$ | +4.75 | +5.0 | +5.25 | Volts |
| Supply Voltage $=-\mathrm{V}_{\text {S }}$ | -4.75 | -5.2 | -5.5 | Volts |
| Supply Current $=+{ }_{\text {S }}$ | +7 | +10 | +14 | mA |
| Supply Current $=-{ }_{\text {S }}$ | -50 | -62 | -78 | mA |
| Power Dissipation | 295 | 375 | 476 | mW |


| PHYSICAL/ENVIRONMENTAL |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | -20 | - | +75 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Storage Temperature | -55 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |  |

## TECHNICAL NOTES

1. The two DIGITAL GND pins (pins 5 and 11 on the DIP, pins 12 and 18 on the SOP) are not connected to each other internally and neither are the two +5 V POWER pins ( 6 and 10 on the DIP, 13 and 17 on the SOP). All four pins must be externally connected to the appropriate pcb patterns. Also, the DIGITAL GND and ANALOG GND pins are not connected to each other internally.
2. Layout of the analog and digital sections should be separated to reduce interference from noise. To further guard against unwanted noise, it is recommended to bypass, as close as possible, the voltage supply pins to their respective ground pins with $1 \mu \mathrm{~F}$ tantalum and $0.01 \mu \mathrm{~F}$ ceramic disk capacitors in parallel.
3. The input capacitance of the analog input is much smaller than that of a typical flash A/D converter. It is necessary to use an amplifier with sufficient bandwidth and driving power. The analog input pins are separated internally, so they should be connected together externally. If the ADC-304 is driven with a low output impedance amplifier, parasitic oscillations may occur.
These parasitic oscillations can be prevented by introducing a small resistance of 2 to $10 \Omega$ between the amplifier output and the ADC-304's A/D input. This resistance must have a very low value of series inductance at high frequencies.

Note that each of the analog input pins is divided in this manner with these resistances. Connect the driving amplifier as close as possible to the A/D input of the ADC-304.

## B'ロATEL

4. The voltage between $V_{T}$ and $V_{B}$ is equivalent to the dynami range of the analog input. Bypass $V_{B}$ to ANALOG GND USING a $1 \mu \mathrm{~F}$ and a $0.01 \mu \mathrm{~F}$ capacitor in parallel. To balance the characteristics of the ADC-304 at high frequencies bypass $\mathrm{V}_{\mathrm{M}}$ with a $0.01 \mu \mathrm{~F}$ capacitor to ANALOG GND.

Also, $\mathrm{V}_{\mathrm{N}}$ can be used as a trimming pin for more precise linearity compensation. A stable voltage source with a potential equal to $V_{\mathrm{B}}$ and a $1 \mathrm{k} \Omega$ potentiometer can be connected to $\mathrm{V}_{\mathrm{M}}$ as shown in Figure 2 for this purpose.
5. Separate the clock input, CLOCK, from other leads as much as possible, observing proper EMI and RFI wiring techniques. This reduces the inductive pick-up of this lead from interfering with the "clean" operation of the ADC-304.
6. The analog input signal is sampled on the positive-going edge of CLOCK. Corresponding digital data appears at the output on the negative-going edge of the CLOCK pulse after a brief delay of 31ns maximum (TDLH, TDHL). Refer to the Timing Diagram (Figure 3) for more information
7. Connect all free pins to ANALOG GND to reduce unwanted noise.

The analog input range is equal to a 2 V spread. The voltage on $V_{T}-V_{B}$ will equal $2 V$. The connection of $V_{T}$ and ANALOG GND is 2 V higher than $\mathrm{V}_{\mathrm{B}}$. Whether using a single or dual power supply, the analog input will range from the value of $V_{T}$ to $V_{B}$. If $V_{T}$ equals $+5 V$, then $V_{B}$ will equal +3 V and the analog input range will be from +3 to +5 V


Figure 3. ADC-304 Timing Diagram

Table 1. Output Coding for +5 V Power Supply Operation ( +3 to +5 V Signal Input)

|  |  | Straight <br> Binary |  |  |  |  |  | Complementary <br> Two's Complement | Two's <br> Complement | Complementary <br> Binary |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unipolar | MINV | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |  |  |  |  |  |
| Scale | LINV | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |  |  |  |  |  |
| +FS -1 SLB | +4.9922 V | 11111111 | 10000000 | 01111111 | 00000000 |  |  |  |  |  |
| +7/8FS | +4.7500 V | 11011111 | 10100000 | 01011111 | 00100000 |  |  |  |  |  |
| +3/4FS | +4.5000 V | 10111111 | 11000000 | 00111111 | 01000000 |  |  |  |  |  |
| +1/2FS | +4.0000 V | 01111111 | 00000000 | 11111111 | 10000000 |  |  |  |  |  |
| +1/4FS | +3.5000 V | 00111111 | 01000000 | 10111111 | 11000000 |  |  |  |  |  |
| +1/8FS | +3.2500 V | 00011111 | 0110000 | 10011111 | 11100000 |  |  |  |  |  |
| +1LSB | +3.0078 V | 00000001 | 01111110 | 10000001 | 11111110 |  |  |  |  |  |
| Zero | +3.0000 V | 00000000 | 01111111 | 10000000 | $\mathbf{1 1 1 1 1 1 1 1 1}$ |  |  |  |  |  |

Table 2. Output Coding for $\pm 5 \mathrm{~V}$ Power Supply Operation (0 to - 2 V Signal Input)

|  |  | Straight <br> Binary | Complementary <br> Two's Complement | Two's <br> Complement | Complementary <br> Binary |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Unipolar | MINV | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| Scale | LINV | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| Zero | 0.0000 V | 11111111 | 10000000 | 0111111 | 00000000 |
| -1LSB | -0.0078 V | 11111110 | 10000001 | 0111110 | 00000001 |
| -1/8FS | -0.2500 V | 11011111 | 10100000 | 01011111 | 00100000 |
| -1/4FS | -0.5000 V | 10111111 | 11000000 | 00111111 | 01000000 |
| -1/2FS | -1.0000 V | 01111111 | 00000000 | 11111111 | 10000000 |
| -3/4FS | -1.5000 V | 00111111 | 01000000 | 10111111 | 11000000 |
| -7/8FS | -1.7500 V | 00011111 | 01100000 | 10011111 | 11100000 |
| -FS +1 SLB | -1.9922 V | 00000000 | 01111111 | 10000000 | 11111111 |

APPLICATION CIRCUITS



Figure 4. Connections for +5 V Power Supply Operation
Figure 5. Connections for $\pm 5 \mathrm{~V}$ Power Supply Operation

## B'ロATEL

MECHANICAL DIMENSIONS


ORDERING INFORMATION

| MODEL | PACKAGE |
| :--- | :--- |
| ADC-304 | 28 -pin DIP (plastic) |
| ADC-304-3 | 28 -pin SOP (plastic) |

$\nabla^{\circ} \square$ ㄲNovation and EXCELLENCE ..... ISO 9001
registered

