

FEATURES

44V Supply Maximum Rating \pm 15V Analog Signal Range Low R_{ON} (115 Ω max) Low Leakage (0.5nA typ) Break Before Make Switching Single Supply Operation Possible Extended Plastic Temperature Range (-40°C to +85°C) TTL/CMOS Compatible Available in 16-Lead DIP/SOIC and 20-Lead PLCC Packages Superior Second Source: ADG211A Replaces DG211 ADG212A Replaces DG212


GENERAL DESCRIPTION

The ADG211A and ADG212A are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC²MOS process which gives an increased signal handling capability of \pm 15V. These switches also feature high switching speeds and low R_{ON}.

The ADG211A and ADG212A consist of four SPST switches. They differ only in that the digital control logic is inverted. In multiplexer applications, all switches exhibit break-before-make switching action when driven simultaneously. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

LC²MOS Quad SPST Switches

ADG211A/ADG212A



PRODUCT HIGHLIGHTS

1. Extended Signal Range:

These switches are fabricated on an enhanced LC^2MOS process, resulting in high breakdown and an increased analog signal range of $\pm 15V$.

- 2. Single Supply Operation: For applications where the analog signal is unipolar (0V to 15V), the switches can be operated from a single +15V supply.
- 3. Low Leakage:

Leakage currents in the range of 500pA make these switches suitable for high precision circuits. The added feature of Break before Make allows for multiple outputs to be tied together for multiplexer applications while keeping leakage errors to a minimum.

ADG211A IN	ADG212A IN	SWITCH CONDITION
0	1	ON
1	0	OFF

Table I. Truth Table

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703


$\label{eq:additional} ADG211A / ADG212A - SPECIFICATIONS (V_{DD} = +15V, V_{ss} = -15V, V_{L} = 5V, unless otherwise noted.)$

	ADG211AKN ADG212AKN				
Parameter	25°C	- 40°C to + 85°C	Units	Test Conditions	
ANALOG SWITCH					
Analog Signal Range	±15	± 15	Volts		
R _{ON}	115	175	Ωmax	$-10V \le V_S \le +10V, I_{DS} = 1mA,$ Test Circuit 1	
$\mathbf{R_{ON}}$ vs. $\mathbf{V_D}(\mathbf{V_S})$	20		% typ		
R _{ON} Drift	0.5		%/°C typ		
R _{ON} Match	5		% typ	$V_{S} = 0V, I_{DS} = 1mA$	
I _S (OFF)	0.5		nA typ	$V_D = \pm 14V$; $V_S = \mp 14V$; Test Circuit 2	
OFF Input Leakage	5	100	nA max		
I _D (OFF)	0.5		nA typ	$V_D = \pm 14V; V_S = \mp 14V;$ Test Circuit 2	
OFF Output Leakage	5	100	nA max		
I _D (ON)	0.5		nA typ	$V_D = V_S = \pm 14V$; Test Circuit 3	
ON Channel Leakage	5	200	nA max		
DIGITAL CONTROL					
V _{INH} , Input High Voltage		2.4	Vmin	TTL Compatibility is Independent of V_{L}	
V _{INL} , Input Low Voltage		0.8	V max		
I _{INL} or I _{INH}		1	$\mu A \max$		
C _{IN} , Digital Input Capacitance	5	•	pF typ		
DYNAMIC CHARACTERISTICS					
t _{OPEN} ¹	30		ns typ	Test Circuit 4	
ton	600		ns max	Test Circuit 5	
t _{OFF} ¹	450		ns max	Test Circuit 5	
OFF Isolation	80		dB typ	$V_{s} = 10V(p-p); f = 100kHz$	
				$R_L = 75\Omega$; Test Circuit 6	
Channel-to-Channel Crosstalk	80		dB typ	Test Circuit 7	
C _S (OFF)	5		pF typ		
C _D (OFF)	5		pF typ		
$C_{\rm S}, C_{\rm D}({\rm ON})$	16		pF typ		
Q _{INJ} , Charge Injection	20		pC typ	$R_S = 0\Omega; C_L = 1000 pF; V_S = 0V$ Test Circuit 8	
POWER SUPPLY					
I _{DD}	0.6		mA typ	Digital Inputs = V_{INL} or V_{INH}	
I _{DD}	1		mA max		
I _{ss}	0.1		mA typ		
I _{SS}	0.2		mA max		
IL	0.9		mA max		

 $(-, 0) \in \mathbb{R}^{n}$

NOTE ¹Sample tested at 25°C to ensure compliance.

Specifications subject to change without notice.



ADG211A/ADG212A

ABSOLUTE MAXIMUM RATINGS*	Digital Inputs ¹
$(T_A = 25^{\circ}C \text{ unless otherwise stated})$	Voltage at IN \ldots \ldots \ldots \ldots \ldots \ldots V_{SS} -2V to
	$V_{DD} + 2V \text{ or}$
V_{DD} to V_{SS}	20mA, Whichever Occurs First
V_{DD} to GND	Power Dissipation (Any Package)
$V_{\rm SS}$ to GND	Up to $+75^{\circ}C$
$V_{\rm L}$ to GND	Derates above $+75^{\circ}$ C by 6mW/°C
Analog Inputs ¹	Operating Temperature $\dots \dots \dots$
Voltage at S, D $V_{SS} = 0.3V$ to $V_{DD} = 0.3V$	Storage Temperature Range -65° C to $+150^{\circ}$ C
Continuous Current, S or D	Lead Temperature (Soldering 10sec) + 300°C
Pulsed Current S or D	NOTE
1ms Duration, 10% Duty Cycle 70mA	¹ Overvoltage at IN, S or D will be clamped by diodes. Current should be limited to the Maximum Rating above.


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one Absolute Maximum Rating may be applied at any one time.


CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



PIN CONFIGURATIONS





ORDERING GUIDE

Model	Temperature Range	Package Option*
ADG211AKN	-40° C to $+85^{\circ}$ C	N-16
ADG211AKR	-40° C to $+85^{\circ}$ C	R-16A
ADG211AKP	-40° C to $+85^{\circ}$ C	P-20A
ADG212AKN	-40° C to $+85^{\circ}$ C	N-16
ADG212AKR	-40° C to $+85^{\circ}$ C	R-16A
ADG212AKP	-40° C to $+85^{\circ}$ C	P-20A

*N = Plastic DIP; R = 0.15'' Small Outline IC (SOIC);

P = Plastic Leaded Chip Carrier (PLCC).




-3-

ADG211A/ADG212A—Typical Performance Characteristics

The switches can comfortably operate anywhere in the 10V to 15V single or dual supply range, with only a slight degradation in performance. The following graphs show the relevant performance curves. The test circuits and test conditions are given in a following section, "Test Circuits."

-4-






Figure 1. R_{ON} as a Function of $V_D(V_S)$: Dual ± 15 Supplies




Figure 3. R_{ON} as a Function of $V_D(V_S)$: Dual $\pm 10V$ Supplies




Figure 2. R_{ON} as a Function of $V_D(V_S)$: Single + 15V Supply




Figure 4. R_{ON} as a Function of $V_D(V_S)$: Single + 10V Supply





Figure 5. Leakage Current as a Function of Temperature (Note: Leakage Current Reduces as the Supply Voltages Reduce)

Figure 6. Trigger Levels vs. Power Supply Voltage, Dual or Single Supply Voltage

REV. B



-5-

Figure 9. t_{OFF} vs. Supply Voltage, (Dual Supply)




Figure 10. t_{OFF} vs. Supply Voltage, (Single Supply)




Figure 11. Off Isolation and Channel-to-Channel Crosstalk vs. Supply Voltage

Figure 12. Charge Injection vs. Source Voltage (V_S) for Dual and Single 15V Supplies

REV. B

ADG211A/ADG212A—Typical Performance Characteristics




Figure 13. Charge Injection vs. Source Voltage for Dual and Single 10V Supplies




Figure 15. ISS vs. Supply Voltage, (Dual Supply)

TERMINOLOGY

R _{ON}	Ohmic resistance between terminals OUT and S	toff
R _{ON} Match	Difference between the R _{ON} of any two channels	
I _S (OFF)	Source terminal leakage current when the switch is off	t _{OPEN}
$I_D (OFF)$	Drain terminal leakage current when the switch is off	
$I_{D}(ON)$	Leakage current that flows from the closed switch	VINL
	into the body	V_{INH}
$V_{D}(V_{S})$	Analog voltage on terminal D, S	I_{INL} (I_{IN}
C _S (OFF)	Switch input capacitance "OFF" condition	V_{DD}
$C_{D}(OFF)$	Switch output capacitance "OFF" condition	Vss
CIN	Digital input capacitance	V_L
$C_{D}, C_{S}(ON)$	Input or output capacitance when the switch	I _{DD}
	is on	Iss




Figure 14. IDD vs. Supply Voltage, (Dual Supply)






Figure 16. I_{DD} vs. Supply Voltage, (Single Supply)

toff	Delay time between the 50% and 90% points of
	the digital input and switch "OFF" condition
topen	"OFF" time measured between 50% points of
	both switches, which are connected as a multi-
	plexer, when switching from one address state to
	another
VINL	Maximum Input Voltage for a Logic Low
V_{INH}	Minimum Input Voltage for a Logic High
I_{INL} (I_{INH})	Input current of the digital input
V _{DD}	Most positive voltage supply
Vss	Most negative voltage supply
V_L	Logic supply voltage
I _{DD}	Positive supply current
I _{SS}	Negative supply current


Delay time between the 50% and 90% points of the digital input and switch "ON" condition

REV. B





Vss



ADG211A	V _{IN} =5V
ADG212A	VIN=0V

 $\begin{array}{l} \text{OFFISOLATION} = \\ \text{20} \times \text{LOG} \left| V_{\text{S}} / V_{\text{O}} \right| \end{array}$

 $\begin{array}{l} \mbox{Channel-to-Channel} \\ \mbox{CROSSTALK} = 20 \times \mbox{LOG} | \mbox{V}_{S} / \mbox{V}_{O} | \end{array}$


Test Circuit 6. Off Isolation


Test Circuit 7. Channel-to-Channel Crosstalk

REV. B

-


ADG211A/ADG212A








OUTLINE DIMENSIONS Dimensions shown in inches and (mm).

16-Pin Plastic (N-16)











20-Terminal Plastic Leaded Chip Carrier (P-20A)

