## FEATURES

All-in-one synchronous buck driver
Bootstrapped high-side drive
1 PWM signal generates both drives
Anticross-conduction protection circuitry
Output disable control turns off both MOSFETs to float the output per Intel ${ }^{\oplus}$ VR 10 and AMD Opteron ${ }^{\text {Tm }}$ specifications

## APPLICATIONS

Multiphase desktop CPU supplies
Single-supply synchronous buck converters

## GENERAL DESCRIPTION

The ADP3418 is a dual, high voltage MOSFET driver optimized for driving two N -channel MOSFETs, the two switches in a nonisolated, synchronous, buck power converter. Each of the drivers is capable of driving a 3000 pF load with a 30 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with floating high-side gate drivers. The ADP3418 includes overlapping drive protection to prevent shoot-through current in the external MOSFETs. The $\overline{\mathrm{OD}}$ pin shuts off both the highside and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdowns.

The ADP3418 is specified over the commercial temperature range of $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ and is available in an 8-lead SOIC package.

## FUNCTIONAL BLOCKEDIAGRAM



Figure 1.

## ADP3418

## TABLE OF CONTENTS



## SPECIFICATIONS ${ }^{1}$

$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{BST}=4 \mathrm{~V}$ to $26 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


[^0]
## ADP3418

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :---: | :---: |
| VCC | -0.3 V to +15 V |
| BST |  |
| DC | -0.3 V to V cc +15 V |
| <200 ns | -0.3 V to +36 V |
| BST to SW | -0.3 V to +15 V |
| SW |  |
| DC | -5 V to +15 V |
| <200 ns | -10 V to +25 V |
| DRVH (DC) | SW -0.3V to BST + 0.3 V |
| DRVH (<200 ns) | SW - 2 V to BST +0.3 V |
| DRVL (DC) | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| DRVL (<200 ns) | -2 V to $\mathrm{V} \mathrm{cc}+0.3 \mathrm{~V}$ |
| $\mathrm{IN}, \overline{\mathrm{OD}}$ | -0.3 V to +6.5 V |
| Operating Ambient Temperature Range | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $0^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction-to-Air Thermal Resistance ( $\theta_{\text {JA }}$ ) |  |
| 2-Layer Board | $123^{\circ} \mathrm{C} / \mathrm{W}$ |
| 4-Layer Board | $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $260^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to PGND.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance

WARNING!

## $\rightarrow \underset{\text { FTilitl }}{ }$

ESD SENSITIVE DEVICE degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | BST | Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this <br> bootstrapped voltage for the high-side MOSFET as it is switched. The capacitor should be between 100 nF and $1 \mu \mathrm{FF}$. <br> 2 |
| IN | Logic Level Input. This pin has primary control of the drive outputs. <br> Output Disable. When low, this pin disables normal operation, forcing DRVH and DRVL low. |  |
| 4 | VCC | Input Supply. This pin should be bypassed to PGND with a $\sim 1 \mu \mathrm{~F}$ ceramic capacitor. <br> Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier)MOSFET. |
| 5 | DRVL | PGND |
| 6 | SW Power Ground. Should be closely connected to the source of the lower MOSFET. |  |
| 7 | This pin is connected to the buck switching node, close to the upper MOSFET's source. It is the floating return <br> for the upper MOSFET drive signal. |  |

## ADP3418

## TIMING CHARACTERISTICS



Figure 4. Timing Diagram—Timing Is Referenced to the $90 \%$ and $10 \%$ Points, Unless Otherwise Noted

## TYPICAL PERFORMANCE CHARACTERISTICS





Figure 7. DRVH and DRVL Rise Times vs. Junction Temperature


Figure 8. DRVH and DRVE Fall Times vs. Junction Temperature


Figure 9. DRVH and DRVL Rise Times vs. Load Capacitance


Figure 10. DRVH and DRVL Fall Times vs. Load Capacitance

## ADP3418



Figure 11. Supply Current vs. Frequency


Figure 12. Supply Current vs. Junction Temperature

## THEORY OF OPERATION

The ADP3418 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 500 kHz .

A more detailed description of the ADP3418 and its features follows. Refer to Figure 1.

## LOW-SIDE DRIVER

The low-side driver is designed to drive a ground-referenced N -channel MOSFET. The bias to the low-side driver is internally connected to the $\mathrm{V}_{\mathrm{CC}}$ supply and PGND.

When the driver is enabled, the driver's output is $180^{\circ}$ out of phase with the PWM input. When the ADP3418 is disabled, the low-side gate is held low.

## HIGH-SIDE DRIVER

The high-side driver is designed to drive a floating N -channel MOSFET. The bias voltage for the high-side driver is developed by an external bootstrap supply circuit, which is connected between the BST and SW pins.

The bootstrap circuit comprises a diode, D1, and bootstrap capacitor, $\mathrm{C}_{\mathrm{BST}}$. $\mathrm{C}_{\text {BST2 }}$ and $\mathrm{R}_{\text {BST }}$ are included to reduce the high side gate drive voltage and limit the switch node slew rates (referred to as a Boot-Snap ${ }^{\text {m" }}$ circuit, see the Application Information section for more details). When the ADP3418 starts up, the SW pin is at ground; therefore, the bootstrap capacitor charges up to VCc through D1. When the PWM input goes high, the high-side driver begins to turn on the high-side MOSFET, Q1, by pulling charge out of $\mathrm{C}_{\text {BST1 }}$ and $\mathrm{C}_{\text {BST2 }}$. As Q1 turns on, the SW pin rises up to $\mathrm{V}_{\text {IN }}$, forcing the BST pin to $\mathrm{V}_{\text {IN }}$ $+\mathrm{V}_{\mathrm{C}(\mathrm{BST})}$, which is enough gate-to-source voltage to hold Q 1 on. To complete the cycle, Q1 is switched off by pulling the gate down to the voltage at the SW pin. When the low-side MOSFET, Q2, turns on, the SW pin pulls to ground. This allows the bootstrap capacitor to charge up to $V_{C C}$ again.

The high-side driver's output is in phase with the PWM input. When the driver is disabled, the high-side gate is held low.

## OVERLAP PROTECTION CIRCUIT

The overlap protection circuit prevents both of the main power switches, Q1 and Q2, from being on at the same time. This is done to prevent shoot-through currents from flowing through both power switches and the associated losses that can occur during their on/off transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from the Q1 turn off to the Q2 turn on, and by internally setting the delay from the Q2 turn off to the Q1 turn on.

To prevent the overlap of the gate drives during the Q1 turn off and the Q2 turn on, the overlap circuit monitors the voltage at the SW pin. When the PWM input signal goes low, Q1 begins to turn off (after propagation delay). Before Q2 can turn on, the overlap protection circuitensures that SW has first gone high and then waits for the yoltage at the SW pin to fall from $V_{\text {IN }}$ to 1 V . Once the voltage on the SW pin falls to $1 \mathrm{~V}, \mathrm{Q} 2$ begins to turn on- The $S W$ pin had not gone high first, the Q2 turn on is delayèd by afixed 120 ns . By waiting for the voltage on the SW pifto reach 1 V or for the fixed delay time, the overlap protection Circuitensures that Q1 is off before Q2 turns on, regardless of variationsin temperature, supply voltage, input pulse width, gate-charge, and drive current. If SW does not go below 1 V after 240 ns , DRVL turns on. This can occur if the current flowing in the output inductor is negative and is flowing through the high-side MOSFET body diode.

To prevent the overlap of the gate drives during the Q2 turn off and the Q1 turn on, the overlap circuit provides an internal delay that is set to 40 ns . When the PWM input signal goes high, Q2 begins to turn off (after a propagation delay), but before Q1 can turn on, the overlap protection circuit waits for the voltage at DRVL to drop to approximately one sixth of $\mathrm{V}_{\mathrm{Cc}}$. Once the voltage at DRVL has reached this point, the overlap protection circuit waits for the 40 ns internal delay time. Once the delay period has expired, Q1 turns on.

## ADP3418

## APPLICATION INFORMATION

## SUPPLY CAPACITOR SELECTION

For the supply input ( $\mathrm{V}_{\mathrm{Cc}}$ ) of the ADP3418, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents drawn, such as a $4.7 \mu \mathrm{~F}$, low ESR capacitor. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Keep the ceramic capacitor as close as possible to the ADP3418.

## BOOTSTRAP CIRCUIT

The bootstrap circuit uses a charge storage capacitor ( $\mathrm{C}_{\mathrm{BST}}$ ) and a diode, as shown in Figure 1. These components can be selected after the high-side MOSFET is chosen. The bootstrap capacitor must have a voltage rating that is able to handle twice the maximum supply voltage. A minimum 50 V rating is recommended. The capacitor values are determined by:

$$
\begin{align*}
& C_{B S T I}+C_{B S T 2}=10 \times \frac{Q_{G A T E}}{V_{G A T E}}  \tag{1}\\
& \frac{C_{B S T I}}{C_{B S T 1}+C_{B S T 2}}=\frac{V_{G A T E}}{V_{C C}-V_{D}}
\end{align*}
$$

where:
$Q_{\text {GATE }}$ is the total gate charge of the high-side MOSFET at $V_{\text {GATE }}$
$V_{\text {GATE }}$ is the desired gate drive voltage (usually in the 5 V to 10 V range, 7 V being typical).
$V_{D}$ is the voltage drop across D1.
Rearranging Equation 1 and Equation 2 to solve for $C_{B S T 1}$ yields

$$
C_{B S T 1}=10 \times \frac{Q_{G A T E}}{V_{C C}-V_{D}}
$$

$\mathrm{C}_{\mathrm{BST} 2}$ can then be found by rearranging Equationtas

$$
C_{B S T 2}=10 \times \frac{Q_{G A T E}}{V_{G A T E}}-C_{B S T 1}
$$

For example, an NTD60N02 has a total gate charge of approximately 12 nC at $\mathrm{V}_{\mathrm{GATE}}=7 \mathrm{~V}$. Using $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$, one finds $\mathrm{C}_{\mathrm{BST} 1}=12 \mathrm{nF}$ and $\mathrm{C}_{\mathrm{BST} 2}=6.8 \mathrm{nF}$. Good quality ceramic capacitors should be used.
$\mathrm{R}_{\text {BST }}$ is used for slew rate limiting to minimize the ringing at the switch node. It also provides peak current limiting through D1. An $\mathrm{R}_{\mathrm{BST}}$ value of $1.5 \Omega$ to $2.2 \Omega$ is a good choice. The resistor needs to be able to handle at least 250 mW due to the peak currents that flow through it.

A small signal diode can be used for the bootstrap diode due to the ample gate drive voltage supplied by $\mathrm{V}_{\mathrm{Cc}}$. The bootstrap diode must have a minimum 15 V rating to withstand the
maximum supply voltage. The average forward current is estimated by

$$
\begin{equation*}
I_{F(A V G)}=Q_{G A T E} \times f_{M A X} \tag{3}
\end{equation*}
$$

where $f_{M A X}$ is the maximum switching frequency of the controller. The peak surge current rating is calculated by

$$
\begin{equation*}
I_{F(P E A K)}=\frac{V_{C C}-V_{D}}{R_{B S T}} \tag{4}
\end{equation*}
$$

## MOSFET SELECTION

When interfacing the ADP3418 to external MOSFETs, there are a few considerations that the designer should be aware of. These help make a more robust design that minimizes stresses on both the driver and MOSFETs. These stresses include exceeding the short-time duration voltage ratings on the driver pins as well as the external MOSFET.
It is also highly recommended to use the Boot-Snap circuit to improve the interaction of the driver with the characteristics of the MOSFETs, Ifa simple bootstrap arrangement is used, make sure to include a proper snubber network on the SW node.

## HIGH-SIDE (CONTROL) MOSFETS

Thehigh-Side MOSFET is usually high speed to minimize switching losses (see any ADI Flex-Mode ${ }^{\mathrm{mm} 1}$ controller data sheet for more details on MOSFET losses). This usually implies a low gate resistance and a low input capacitance/charge device. Yet, there is also a significant source lead inductance that can exist. This depends mainly on the MOSFET package; it is best to contact the MOSFET vendor for this information.

The ADP3418 DRVH output impedance and the input resistance of the MOSFETs determine the rate of charge delivery to the gate's internal capacitance, which determines the speed at which the MOSFETs turn on and off. However, due to potentially large currents flowing in the MOSFETs at the on and off times (this current is usually larger at turn off due to ramping up of the output current in the output inductor), the source lead inductance generates a significant voltage across it when the high-side MOSFETs switch off. This creates a significant drain-source voltage spike across the internal die of the MOSFETs and can lead to a catastrophic avalanche. The mechanisms involved in this avalanche condition can be referenced in literature from the MOSFET suppliers.

[^1]The MOSFET vendor should provide a maximum voltage slew rate at the drain current rating such that this can be designed around. Once this specification is had, the next step is to determine the maximum current expected to be seen in the MOSFET. This can be done by

$$
\begin{equation*}
I_{M A X}=I_{D C}(\text { per phase })+\left(V_{C C}-V_{O U T}\right) \times \frac{D_{M A X}}{f_{M A X} \times L_{O U T}} \tag{5}
\end{equation*}
$$

where:
$D_{M A X}$ is determined for the VR controller being used with the driver. Note that this current is divided roughly equally between MOSFETs if more than one is used (assume a worst-case mismatch of $30 \%$ for design margin).

Lout is the output inductor value.
When producing the design, there is no exact method for calculating the $\mathrm{dV} / \mathrm{dt}$ due to the parasitic effects in the external MOSFETs as well as the PCB. However, it can be measured to determine if it is safe. If it appears the $\mathrm{dV} / \mathrm{dt}$ is too fast, an optional gate resistor can be added between DRVH and the high-side MOSFETs. This resistor slows down the dV/dt, but it also increases the switching losses in the high-side MOSFETs. The ADP3418 has been optimally designed with internal drive impedance that works with most MOSFETs to switch them efficiently while minimizing dV/dt. However, some high speed MOSFETs can require this external gate resistor, depending on the currents being switched in the MOSFET.

## LOW-SIDE (SYNCHRONOUS) MOSFETS

The low-side MOSFETs are usually selected to have a lowon resistance to minimize conduction losses. This usually implies a large input gate capacitance and gate charge. The first concern is to make sure the power delivery from the ADP $\$ 418{ }^{\prime}$ SPRVL does not exceed the thermal rating of the driver (see any ADI Flex-Mode controller data sheet for details).
The next concern for the low-side MOSFETs is based on preventing them from inadvertently being switched on when the high-side MOSFET turns on. This occurs due to the draingate (Miller, also specified as Crss ) capacitance of the MOSFET. When the drain of the low-side MOSFET is switched to Vcc by the high-side turning on (at a rate $\mathrm{dV} / \mathrm{dt}$ ), the internal gate of the low-side MOSFET is pulled up by an amount roughly equal to $\mathrm{V}_{\mathrm{CC}} \times\left(\mathrm{C}_{\text {rss }} / \mathrm{C}_{\text {iss }}\right)$. It is important to make sure this does not put the MOSFET into conduction.
Another consideration is the nonoverlap circuitry of the ADP3418, which attempts to minimize the nonoverlap period. During the state of the high-side turning off to low-side turning on, the SW pin is monitored (as well as the conditions of SW prior to switching) to adequately prevent overlap.

However, during the low-side turn off to high-side turn on, the SW pin does not contain information for determining the proper switching time; therefore, the state of the DRVL pin is monitored to go below one sixth of $\mathrm{V}_{\mathrm{CC}}$ and then a delay is added. However, due to the Miller capacitance and internal delays of the low-side MOSFET gate, one must ensure that the Miller to input capacitance ratio is low enough, and that the low-side MOSFET internal delays are not large enough, to allow accidental turn on of the low-side when the high-side turns on.
A spreadsheet is available from ADI to assist designers with the proper selection of low-side MOSFETs.

## PC BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed

## circuit boards:

- Trace out the high current paths and use short, wide ( $>20 \mathrm{mil}$ ) traces to make these connections.
Connect the PGND pin of the ADP3418 as close as possible to the source of the lower MOSFET.
- The Vcbypass capacitor should be located as close as possible to the VCC and PGND pins.
- Use vías to other layers when possible to maximize thermal - conduction away from the IC.

Thecircuit in Figure 15 shows how four drivers can be <combined with the ADP3188 to form a total power conversion solution for generating $\mathrm{V}_{\text {CC (Core) }}$ for an Intel CPU that is VR 10.x-compliant.

Figure 14 shows an example of the typical land patterns based on the guidelines given previously. For more detailed layout guidelines for a complete CPU voltage regulator subsystem, refer to the ADP3188 data sheet.


Figure 14. External Component Placement Example for the ADP3418 Driver


Figure 15. VR 10.x-Compliant Intel CPU Supply Circuit

## OUTLINE DIMENSIONS



Figure 16.8-Lead Standard Small Outline Pa ckage ISOIO N]


ORDERING GUIDE

| Model | Temperature Range |  | Package Description | R-8 |
| :--- | :--- | :--- | :--- | :--- |
| ADP3418KRZ ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | P-Lead SOIC_N | R-8 |
| ADP3418KRZ-REEL ${ }^{1}$ | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | 8 -Lead SOIC_N |  |

[^2]
#### Abstract

ON Semiconductor and (1i) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT
Literature Distribution Center for ON Semiconductor
PO. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855

Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    ${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
    ${ }^{2}$ For propagation delays, $\mathrm{t}_{\mathrm{pdh}}$ refers to the specified signal going high, and $\mathrm{t}_{\mathrm{pdl}}$ refers to it going low.

[^1]:    ${ }^{1}$ Flex-Mode is protected by U.S. Patent 6,683,441.

[^2]:    ${ }^{1} Z=$ Pb-free part.

