

# IMVP-II-Compliant Core Power Controller for Mobile CPUs

**ADP3422** 

#### **FEATURES**

Certified IMVP-II Controller
Excellent Transient Containment
Minimum Number of Output Capacitors
Fast, Smooth, Output Transition During VID Code Change
Current Limit with Hiccup Protection
Transient-Glitch-Free Power Good
Low Shutdown Current
Soft Start Eliminates In-Rush Current Surge
Adaptive Noise-Blanking Enhancement for Speed and
Stability

Highly Redundant Over-Voltage and Reverse-Voltage Protection

**Controls Synchronous Rectifier for Improved Battery Life** 


#### **APPLICATIONS**

IMVP-II Enabled Core DC/DC Converters Fixed-Voltage Mobile CPU Core DC/DC Converters Notebook/Laptop Power Supplies Programmable Output Power Supplies

#### **GENERAL DESCRIPTION**

The ADP3422 is a hysteretic dc-dc buck converter controller to power a mobile processor's core. The optimized low voltage design is powered from the 3.3 V system supply. The output voltage is set by a 5-bit VID code. To accommodate the transition time required by the newest processors for on-the-fly VID changes, the ADP3422 features high-speed operation to allow a minimized inductor size that results in the fastest change of current to the output. To further allow for the minimum number of output capacitors to be used, the ADP3422 features active voltage positioning that can be optimally compensated to ensure a superior load transient response. The output signal interfaces with the ADP3415 MOSFET driver that is optimized for high speed and high efficiency for driving both the upper and lower (synchronous) MOSFETs of the buck converter.

#### FUNCTIONAL BLOCK DIAGRAM



# ADP3422-SPECIFICATIONS

**ELECTRICAL CHARACTERISTICS**<sup>1</sup> ( $0 \le T_A \le 85^{\circ}C$ , High (H) = VCC, Low (L) = 0 V, VCC = 3.3 V,  $\overline{SD}$  = H,  $V_{COREFB} = V_{DAC}$  ( $\equiv V_{DACOUT}$ ),  $V_{REG} = V_{CS-} = V_{VID} = 1.25$  V,  $V_{CPUSET} = 0$  V,  $R_{OUT} = 100$  k $\Omega$ ,  $C_{OUT} = 10$  pF,  $C_{SS} = 47$  nF,  $R_{PWRGD} = 5$  k $\Omega$  to VCC,  $R_{CLAMP} = 5.1$  k $\Omega$  to VCC, HYSSET, BSHIFT, DSHIFT, and FSHIFT are open,  $\overline{BOM} = H$ ,  $\overline{DSLP} = H$ , DPRSLP = L, unless otherwise noted. Current sunk by a pin has a positive sign, sourced by a pin has a negative sign.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SUPPLY-UVLO-SHUTDOWN Normal Supply Current UVLO Supply Current Shutdown Supply Current UVLO Threshold	I <sub>CC</sub> I <sub>CC(UVLO)</sub> I <sub>CCSD</sub> V <sub>CCH</sub>	$SD = L$ $V_{CC}$ Rising Up, $V_{SS} = 0$ V		6	15 200 2.95	mA μA μA
UVLO Hysteresis Shutdown Threshold (CMOS Input)	$V_{\rm CCH}$ $V_{\rm CCL}$ $V_{\rm CCHYS}$ $V_{\rm SDTH}$	$V_{CC}$ Rising $Cp$ , $V_{SS} = 0$ $V_{CC}$ Falling, $V_{SS}$ Floating	2.7 50	$V_{\rm CC}/2$	2.99	V mV
POWERGOOD Core Feedback Threshold Voltage  PowerGood Output Voltage (Open Drain Output) Blanking Time	$V_{\rm COREFBH}$ $V_{\rm PWRGD}$ $t_{\rm PWRGD,BLNK}^2$	$\begin{array}{c} 0.9 \text{ V} < \text{V}_{\text{DAC}} < 1.675 \text{ V} \\ \text{V}_{\text{COREFB}} \text{ Rising} \\ \text{V}_{\text{COREFB}} \text{ Falling} \\ \text{V}_{\text{COREFB}} \text{ Rising} \\ \text{V}_{\text{COREFB}} \text{ Falling} \\ \text{V}_{\text{COREFB}} \text{ Falling} \\ \text{V}_{\text{COREFB}} = \text{V}_{\text{DACOUT}} \\ \text{V}_{\text{COREFB}} = 0.8 \text{ V}_{\text{DACOUT}} \\ \text{V}_{\text{CC}} = 3.3 \text{ V} \end{array}$	$\begin{array}{c} 1.12\ V_{DAC} \\ 1.095\ V_{DAC} \\ 0.88\ V_{DAC} \\ 0.855\ V_{DAC} \\ 0.95\ V_{CC} \\ 0 \end{array}$		$\begin{array}{c} 1.145\ V_{DAC} \\ 1.12\ V_{DAC} \\ 0.905\ V_{DAC} \\ 0.88\ V_{DAC} \\ V_{CC} \\ 0.8 \end{array}$	V V V V V us
SOFT-START/HICCUP TIMER Charge/Discharge Current	I <sub>SS</sub>	$V_{SS} = 0.5 \text{ V}$ $V_{SS} = 0.5 \text{ V}, V_{CC} = 2.5 \text{ V}$		-16 0.6		μΑ μΑ
Soft-Start Enable/Hiccup Termination Threshold  Soft-Start Termination/Hiccup Enable Threshold	V <sub>SSEN</sub> V <sub>SSTERM</sub>	$V_{REG} = 1.25 \text{ V},$ $V_{RAMP} = V_{COREFB} = 1.27 \text{ V}$ $V_{SS}$ Falling $V_{SS}$ Rising $V_{RAMP} = V_{COREFB} = 1.27 \text{ V}$ $V_{SS}$ Rising $V_{SS}$ Falling		150 200 2.05 2.0	200	mV mV
VID DAC VID Input Threshold (CMOS Inputs) VID Input Current (Internal Active Pull-up) Output Voltage Output Voltage Accuracy	$V_{\text{VID04}}$ $I_{\text{VID04}}$ $V_{\text{DAC}}$ $\Delta V_{\text{DAC}}/V_{\text{DAC}}$	VID 04 = L See VID Code Table 1	0.8 10 0.600 -0.85		0.7 V <sub>CC</sub> 40 1.750 +0.85	V μΑ V %
Output Voltage Settling Time <sup>3</sup>	t <sub>DACS</sub>			1.3		μs
CORE COMPARATOR Input Offset Voltage Input Bias Current Output Voltage  Propagation Delay Time <sup>3</sup>	V <sub>COREOS</sub> I <sub>REG</sub> V <sub>OUT_H</sub> V <sub>OUT_L</sub> t <sub>RMPOUT_PD</sub>	$V_{REG} = 1.25 \text{ V}$ $V_{REG} = V_{RAMP} = 1.25 \text{ V}$ $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 3.6 \text{ V}$	2.5	±1.5 ±0.3	3.0 0.4	mV μA V V ns
Rise and Fall Time <sup>2</sup> Blanking Time  Switch Feedback Threshold	$t_{OUT\_R}^6$ $t_{OUT\_F}^6$ $t_{BLNK}$ $V_{SWFB\_TH}$	OUT L-H Transition OUT H-L Transition		3 75 140 V <sub>CC</sub> /2	10	ns ns ns ns V

-2- REV. 0

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
HYSTERESIS SETTING						
Hysteresis Current	$I_{RAMP\_H}$	$V_{REG} = 1.25 \text{ V}$				
		$V_{\text{COREFB}} = V_{\text{DAC}}$				
		$I_{HYSSET} = 0$ $V_{RAMP} = 1.23 \text{ V}, \overline{BOM} = H$			±1	μA
		$I_{\text{HYSSET}} = -10 \mu\text{A}$	+8	+10	+12	μA
		$I_{\text{HYSSET}} = -100 \mu\text{A}$	+89	+100	+111	μΑ
		$V_{RAMP} = 1.27 \text{ V}, \overline{BOM} = H$				
		$I_{HYSSET} = -10 \mu A$	-8	-10	-12	μΑ
		$I_{\text{HYSSET}} = -100 \mu\text{A}$	-89	-100	-111	μΑ
		$V_{RAMP} = 1.23 \text{ V}, \overline{BOM} = L$ $I_{HYSSET} = -10 \mu A$	+6.4	+8	+9.6	Δ
		$I_{\text{HYSSET}} = -10  \mu\text{A}$ $I_{\text{HYSSET}} = -100  \mu\text{A}$	+0.4	+80	+89	μΑ μΑ
		$V_{RAMP} = 1.27 \text{ V}, \overline{BOM} = L$		. 00	. 05	μ.
		$I_{HYSSET} = -10  \mu A$	-6.4	-8	-9.6	μΑ
		$I_{HYSSET} = -100 \mu A$	-71	-80	-89	μΑ
Hysteresis Reference Voltage	V <sub>HYSSET</sub>		1.61	1.7	1.79	V
SHIFT SETTING						
Battery-Shift Current	$I_{RAMPB}$	V <sub>VID</sub> = 1.25 V	-92.5	-100	-107.5	μΑ
		$I_{BSHIFT} = -100 \mu\text{A},  \overline{BOM} = L$				
Dattama Chift Dafanan as Waltana	3.7	$\overline{\text{DSLP}} = \text{H}, \text{V}_{\text{CPUSET}} = 0 \text{ V}$		3.7		V
Battery-Shift Reference Voltage DeepSleep-Shift Current	$egin{array}{c} V_{ m BSHIFT} \ I_{ m RAMPD} \end{array}$	$V_{VID} = 1.25 \text{ V}$	-92.5	$ m V_{DAC} -100$	-107.5	μA
Deepsieep-sinit Guirent	RAMPD	$I_{DSHIFT} = -100 \mu A, \overline{BOM} = H$	_92.5	-100	-107.5	μι
		$\frac{1}{\text{DSLP}} = \text{L}, \text{V}_{\text{CPUSET}} = 0 \text{ V}$				
DeepSleep-Shift Reference Voltage	$V_{ m DSHIFT}$	7 676527		$V_{DAC}$		V
CPU-FID-Shift Current	$I_{RAMPF}$	V <sub>VID</sub> = 1.25 V	-92.5	-100	-107.5	μΑ
		$I_{\text{FSHIFT}} = -100 \mu\text{A}, \overline{\text{BOM}} = L$				
CPU-FID-Shift Reference Voltage	$V_{FSHIFT}$	$\overline{\text{DSLP}} = \text{H}, \text{V}_{\text{CPUSET}} = 2 \text{ V}$		$V_{\mathrm{DAC}}$		V
	V FSHIFT			V DAC		<b>V</b>
SHIFT CONTROL INPUTS BOM Threshold	V			V /2		V
(CMOS Input)	$V_{\overline{BOM}}$			$V_{CC}/2$		v
DSLP Threshold	$V_{\overline{ m DSLP}}$			0.9		V
(IO-Level CMOS Input)	Doll					
DPRSLP Mode Threshold	$V_{DPRSLP}$			$V_{\rm CC}/2$		V
(CMOS Input)						
CURRENT LIMIT COMPARATOR						
Input Offset Voltage	V <sub>CLIMOS</sub>	$V_{CS-} = 1.25 \text{ V}$		$\pm 0.2$	±6	mV
Input Bias Current	I <sub>CS+</sub>	$V_{CS+} = 1.25 \text{ V}$		-0.3		μΑ
Hysteresis Current	$I_{CS-}$	$V_{\text{COREFB}} = V_{\text{RAMP}} = 1.23 \text{ V}$				
		$V_{REG} = V_{CS-} = 1.25 \text{ V}$ $I_{HYSSET} = 0$		-0.6	-3	μΑ
		$V_{CS+} = 1.23 \text{ V} \overline{BOM} = H$		0.0	5	μι
		$I_{HYSSET} = -10 \mu A$	-27	-31.5	-36	μΑ
		$I_{HYSSET} = -100 \mu A$	-270	-301.5		μA
		$V_{CS+} = 1.27 \text{ V}, \overline{BOM} = H$	1.0	-1.5	-3 25	μA
		$I_{HYSSET} = -10 \mu A$	-18 180	-21.5	-25 223	μΑ
		$I_{HYSSET} = -100 \mu A$ $V_{CS+} = 1.23 \text{ V}, \overline{BOM} = L$	-180	-201.5	-223	μA
		$I_{\text{HYSSET}} = -10 \mu\text{A}$	-21	-25.5	-30	μA
		$I_{HYSSET} = -100 \mu\text{A}$	-226	-241.5		μA
		$V_{CS+} = 1.27 \text{ V}, \overline{BOM} = L$				•
		$I_{HYSSET} = -10 \mu A$	-14	-17.5	-21	μA
Proposition Data Ti	5	$I_{HYSSET} = -100 \mu A$	-144	-161.5	-179	μA
Propagation Delay Time	t <sub>CLPD</sub> <sup>5</sup>			65		ns

REV. 0 -3-

# ADP3422—SPECIFICATIONS (continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
LOW-SIDE DRIVE CONTROL						
Output Voltage (CMOS Output)	$V_{\overline{DRVLSD}}$	DPRSLP = H			0.4	V
	511,255	DPRSLP = L	$0.7  \mathrm{V}_{\mathrm{CC}}$		$V_{CC}$	V
Output Current	IDRVLSD	$V_{DRVLSD} = 1.5 V$			00	
		DPRSLP = L	+0.4			mA
		DPRSLP = H	-0.4			mA
OVER/REVERSE VOLTAGE						
PROTECTION						
Over-Voltage Threshold	$V_{COREFB,OVP}$	V <sub>COREFB</sub> Rising		2.0	2.2	V
		V <sub>COREFB</sub> Falling		1.8		V
Reverse-Voltage Threshold	$V_{COREFB,RVP}$	V <sub>COREFB</sub> Falling		-0.3		V
		V <sub>COREFB</sub> Rising		-0.05		V
Output Current (Open Drain Outpu	t) I <sub>CLAMP</sub>	$V_{CLAMP} = 1.5 V$				
		$V_{COREFB} = 2.2 \text{ V}$			10	μA
		$V_{\text{COREFB}} = V_{\text{DACOUT}} = 1.25 \text{ V}$	1	4		mA

#### NOTES

Specifications subject to change without notice.

-4- REV. 0

<sup>&</sup>lt;sup>1</sup>All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

<sup>&</sup>lt;sup>2</sup>Two test conditions:

<sup>1.</sup> PWRGD is OK but forced to fail by applying an out-of-the-CoreGood-window voltage (V COREFB,BAD = 1.0 V at V<sub>VID</sub> = 1.25 V setting) to the COREFB pin right after the moment that BOM or DPRSLP is asserted/deasserted. PWRGD should not fail immediately, only with the specified blanking delay time.

<sup>2.</sup> PWRGD is forced to fail (V<sub>COREFB,BAD</sub> = 1.0 V at V<sub>VID</sub> = 1.25 V setting) but gets into the CoreGood-window (V<sub>COREFB,GOOD</sub> = 1.25 V) right after the moment that BOM or DPRSLP is asserted/deasserted. PWRGD should not go high immediately, only with the specified blanking delay time.

<sup>3</sup>Guaranteed by characterization.

 $<sup>^4</sup>$ Measured from 50% of VID code transition amplitude to the point where  $V_{DACOUT}$  settles within  $\pm 1\%$  of its steady state value.

<sup>&</sup>lt;sup>5</sup>40 mV p-p amplitude impulse with 20 mV overdrive. Measured from the input threshold intercept point to 50% of the output voltage swing.

<sup>&</sup>lt;sup>6</sup>Measured between the 30% and 70% points of the output voltage swing.

#### **ABSOLUTE MAXIMUM RATINGS\***


Input Supply Voltage (VCC) –0.3 V to +7 V
UVLO Input Voltage
All Other Inputs/Outputs0.3 V to (VCC + 0.3 V)
Operating Ambient Temperature Range 0°C to 85°C
Junction Temperature Range 0°C to 150°C
$\theta_{\mathrm{JA}}$ 98°C/W
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) 300°C

<sup>\*</sup>This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.

#### **ORDERING GUIDE**

Model	Temperature Range		Package Option	
ADP3422JRU		Thin Shrink Small Outline (TSSOP)	RU-28	

#### PIN CONFIGURATION



#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3422 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 –5–

### PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	HYSSET	Hysteresis Set. This is an analog I/O pin whose output is a voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set the hysteretic currents for the Core Comparator and the Current Limit Comparator. Modification of the resistance will affect both the hysteresis of the feedback regulation and the current limit set point and hysteresis. The application circuit suggests a resistor divider, as this pin's functionality is used to supply a divided reference voltage to another high-impedance pin.
2	CPUSET	CPU Set. This is a high-impedance analog input pin to which a reference voltage is applied via a resistor divider (e.g., from the HYSSET pin). The applied reference to this pin sets a threshold that lies between two VID codes, each of which represents the Battery Optimized Mode (BOM) VID code of a certain CPU. At startup of the CPU regulator, the BOM VID code is received and the corresponding DACOUT voltage is compared against the CPUSET voltage. The type of CPU is then categorized as being in one of two frequency categories, the lower of which has a lower BOM VID code. The information is latched into the IC and, if the lower frequency CPU has been detected, is used to add a downward shift of the regulated core voltage to the optimum level. The shift is performed using the FSHIFT and RAMP pins.
3	FSHIFT	Frequency Shift. This is an analog I/O pin whose output is a voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the latched function of the CPUSET pin. When activated, this added bias current creates a downward shift of the regulated core voltage to a predetermined optimum level for regulation corresponding to the frequency range of the CPU.
4	DSHIFT	Deep Sleep Shift. This is an analog I/O pin whose output is a voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the $\overline{DSLP}$ signal. When activated, this added bias current creates a downward shift of the regulated core voltage to a predetermined optimum level for regulation corresponding to Deep Sleep mode of CPU operation.
5	BSHIFT	Battery Optimized Mode Shift. This is an analog I/O pin whose output is a voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the $\overline{BOM}$ signal. When activated, this added bias current creates a downward shift of the regulated core voltage to a predetermined optimum level for regulation corresponding to Battery Optimized Mode of CPU operation.
6	VID4	VID Input. Most significant bit.
7	VID3	VID Input
8	VID2	VID Input
9	VID1	VID Input
10	VID0	VID Input. Least significant bit.
11	BOM	Battery Optimized Mode (active low). This is a digital input pin coming from a system signal corresponding to Battery Optimized Mode of the CPU operation in its active low state and Performance Optimized Mode (POM) in its disactivated high state. The signal controls the optimal positioning of the core voltage regulation level according to the functionality of the BSHIFT and RAMP pins. It is also used to initiate a blanking period for the PWRGD signal (to disable its response to a pending dynamic core voltage change according to the VID code) whenever a signal transition occurs.
12	DSLP	Deep Sleep Mode (active low). This is a digital input pin coming from a system signal which, in its active state, corresponds to Deep Sleep mode of the CPU, which is a subset operating mode of either $\overline{BOM}$ or POM operation. The signal controls the optimal positioning of the core voltage regulation level according to the functionality of the DSHIFT and RAMP pins.


-6- REV. 0

Pin No.	Mnemonic	Function
13	DPRSLP	Deeper Sleep Mode (active high). This is a digital input pin coming from a system signal corresponding to Deeper Sleep mode of the CPU operation in its active high state. It is used to initiate a blanking period for the PWRGD signal (to disable its response to a pending dynamic core voltage change according to the VID code) whenever a signal transition occurs.
14	PWRGD	Power Good (active high). This is an open drain output pin which, via the assistance of an external pull-up resistor, indicates that the core voltage is within the specified tolerance of the VID programmed value or else in a VID transition state as indicated by a recent state transition of either the BOM or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is disabled or in UVLO mode or soft-start. The open drain output allows external ORing with other open drain/collector powergood indicators.
15	<u>SD</u>	Shutdown (active low). This is a digital input pin coming from a system signal which, in its active state, shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum power savings.
16	CLAMP	Clamp (active high). This is an open drain output pin which, via the assistance of an external pull-up resistor, indicates that the core voltage should be clamped for its protection. To allow the highest level of protection, the CLAMP signal is developed using both a redundant reference and a redundant feedback path with respect to those of the main regulation loop. It is also latched. In a preferred and more conservative configuration, the core voltage is clamped by an external FET. The initial protection function is served when it is activated by detection of either an overvoltage or a reverse-voltage condition on the COREFB pin. A backup protection function due to loss of the latched signal at IC power-off is served by connecting the pull-up resistor to a system "ALWAYS" regulator output (e.g., V5_ALWAYS). If the external FET is used, this implementation will keep the core voltage clamped until the ADP3422 has power reapplied, thus keeping protection for the CPU even after a hard-failure power-down and restart (e.g., a shorted top FET).
17	DRVLSD	Drive-Low Shutdown (active low). This is a digital output pin which, in its active state, indicates that the lower FET of the core VR should be disabled. In the suggested application schematic this pin is directly connected to the pin of the same name on the ADP3415 or other driver IC. The pin is normally asserted in the light load condition, but its assertion will be deactivated by the consideration of a number of dynamic conditions where operation of the lower FET may be needed.
18	SWFB	Switched Node Feedback. This is a high-impedance analog input pin that is used to allow the ON-time noise blanking function to terminate earlier than its internally preset time by its indication that the turn-ON of the upper FET has occurred. A resistor must be inserted between the pin and the switched node of the core VR so that the input can be clamped (at ~7V) and is not exposed to high voltage. This pin can also be shorted to ground if the need for this speed enhancement is deemed unnecessary.
19	SS	Soft Start. This is an analog I/O pin whose output is a controlled current source used to charge or discharge an external grounded capacitor and whose input is the detected voltage that is indicative of elapsed time. The pin controls the soft start time of the IC as well as the hiccup cycle time during short circuit. Hiccup operation is a feature that was added to reduce short circuit power dissipation by more than an order of magnitude, while still allowing an automatic restart when the short is removed.
20	COREFB	Core Feedback. This is a high-impedance analog input pin that is used to monitor the output voltage for setting the proper state of the PWRGD and CLAMP pins. It is generally recommended to RC-filter the noise from the monitored core voltage, as suggested by the application schematic.
21	DACOUT	VID-Programmed Digital-to-Analog Converter Output. This voltage is the reference voltage for output voltage regulation.
22	GND	Ground
23	OUT	Driver Command Output Signal. This is a digital output pin which is used to command the state of the switched node via the driver. It should be connected to the IN pin of the ADP3415 or similar driver.
24	VCC	Power Supply


REV. 0 -7-

Pin No.	Mnemonic	Function
25	RAMP	Regulation Ramp Feedback Input. This is a high-impedance analog input pin which is used for providing negative feedback of the hysteretically-controlled output. Several switched current sources also appear at this input, most notably the cycle-by-cycle hysteresis-setting switched current programmed by the HYSSET pin. The external resistive termination at this pin sets the magnitude of the hysteresis applied to the regulation loop.
26	REG	Regulation Voltage Summing Input. This is a high-impedance analog input pin into which the voltage reference of the feedback loop allows the summing of both the DACOUT voltage and the core voltage for programming the output resistance of the core voltage regulator. This is also the pin at which an optimized transient response can be tailored using Analog Devices' patented ADOPT <sup>TM</sup> design technique.
27	CS+	Current Limit Positive Sense. This is a high-impedance analog input pin that is normally connected to the positive node of the current sense resistor.
28	CS-	Current Limit Negative Sense. This is a high-impedance analog input pin that is normally connected via a current-limit programming resistor to the negative node of the current sense resistor. A hysteretically-controlled current—three times the current programmed at the HYSSET pin—flows out of this pin and develops a current-limit-setting voltage across that resistor. This voltage must be exceeded by the inductor current generated current sense voltage in order to trigger the current limit function. When it is triggered, the current flowing out of this pin is reduced—to two-thirds of its previous value—producing hysteresis in the current limit operation.


## **Typical Performance Characteristics—ADP3422**




TPC 1. Supply Current vs. Temperature




TPC 2. DAC Output Voltage vs. Temperature




TPC 3. Power Good vs. Relative Core Voltage Variation



TPC 4. Core Hysteresis Current vs. Temperature



TPC 5. Current Limit Programming Current vs. Temperature



TPC 6. Soft-Start Time vs. Timing Capacitance

REV. 0 -9-

#### APPLICATION INFORMATION

This application section presents both the theoretical background and the detailed procedure for designing dc/dc converters with the ADP3422 controller for mobile CPUs. The ADP3422 is used in a unique ripple regulator (also called hysteretic regulator) configuration, which allows employing ADOPT, Analog Devices' optimal voltage positioning technique to implement the output desired voltage impedance statically and dynamically, as required by Intel's IMVP-2 specification.

#### Hysteretic Regulator

Figure 1 shows the conventional hysteretic regulator and the characteristic waveforms. The operation is as follows. During the time the upper transistor, Q1, is turned on, the inductor current,  $I_L$ , and also the output voltage,  $V_{OUT}$ , increase. When  $V_{OUT}$  reaches the upper threshold of the hysteretic comparator, Q1 is turned off, Q2 is turned on, and the inductor current and also the output voltage begin to decrease. The cycle repeats after  $V_{OUT}$  reaches the lower threshold of the hysteretic comparator.




Figure 1. Conventional Hysteretic Regulator and Its Characteristic Waveforms

The switching frequency is determined by the equivalent series resistance  $R_E$  of the output capacitor, the inductance L of the inductor, the input and output voltages, and the hysteresis  $V_H$  of the comparator. It is as follows:

$$f = \frac{R_E}{LV_H} \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN}}$$
 (1)

Since there is no voltage-error amplifier in the hysteretic regulator, its response to any change in the load current or the input voltage is virtually instantaneous. Therefore, the hysteretic regulator represents the fastest possible dc/dc converter control technique. A slight disadvantage of the hysteretic regulator is that its frequency varies with the input and output voltages. In a typical mobile CPU converter application, the worst-case frequency variation due to the input voltage variation is in the order of 30%, which is usually acceptable. In the simplest implementation of the hysteretic converter, shown in Figure 1, the frequency also varies proportionally with the ESR of the output capacitor. Since the initial value is often poorly controlled, and the ESR of electrolytic capacitors also changes with temperature and age, practical ESR variations can easily lead to a frequency variation on the order of three to one. However, using the ADP3422 controller in a modified hysteretic topology eliminates the dependence of the operating frequency on the ESR. In addition, the modification allows the optimal implementation, ADOPT, of the Intel's IVMP-2 load-line specification. Figure 2 shows the modified hysteretic regulator.




Figure 2. Modified Hysteretic Regulator with ADOPT

The implementation requires adding a resistive divider ( $R_C$  and  $R_D$ ) between the reference voltage and the output, and connecting the tap of the divider to the noninverting input of the hysteretic comparator. A capacitor,  $C_{OC}$ , is placed across the upper member ( $R_C$ ) of the divider.

It is easily shown that the output impedance of the converter can be no less than the ESR of the output capacitor. A straightforward derivation demonstrates that the output impedance of the converter in Figure 2 can be minimized to equal the ESR, R<sub>E</sub>, when the following two equations are valid (neglecting PCB trace resistance for now):

$$\frac{R_D}{R_C} = \frac{R_E - R_{CS}}{R_{CS}} \tag{2}$$

and

$$C_{OC} = \frac{C_O R_E^2}{R_{CS} R_D} \tag{3}$$

From (3), the series resistance is:

$$R_{CS} = \frac{R_E}{1 + \frac{R_D}{R_C}} \tag{4}$$

This is the ADOPT configuration and design procedure that allows the maximum possible ESR to be used while meeting a given load-line specification.

It can be seen from (4) that unless  $R_D$  is zero or  $R_C$  is infinite,  $R_{CS}$  will be always smaller than  $R_E$ . An advantage of the circuit of Figure 2 is that if we select the ratio  $R_D/R_C$  well above unity, the additional dissipation introduced by the series resistance  $R_{CS}$  will be negligible. Another interesting feature of the circuit in Figure 2 is that the ac voltage across the two inputs of the hysteretic comparator is now equal only to the ac voltage across  $R_{CS}$ . This is due to the presence of the capacitor  $C_{OC}$ , which effectively couples the ac component of the output voltage to the noninverting input voltage of the comparator. Since the comparator sees only the ac voltage across  $R_{CS}$ , in the circuit of Figure 2 the dependence of the switching frequency on the ESR of the output capacitor is completely eliminated. Equation (5) presents the expression for the switching frequency.

$$f = \frac{R_{CS}}{LV_H} \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN}}$$
 (5)

-10- REV. 0




Figure 3. Application Circuit

#### **Application Schematic**

Figure 3 shows the simplified application schematic of the ADP3422 control IC. The ADP3422, together with its companion dual MOSFET driver IC, the ADP3415, controls a hysteretic converter that generates the core voltage for the CPU.

#### Design Procedure—Power Stage Components

The first step of the converter design is to select the MOSFETs to be used based on acceptable dc and switching losses. For this selection, the designer is referred to the MOSFET manufacturers who may provide not only a recommendation for the MOSFETs to be used for the specific application, but also data and/or guidelines for determining an acceptable maximum operating frequency.

With this information, the next step is to choose an inductance value—usually the smallest available value, that will yield an acceptable ripple current. A ripple current 30%~60% of the maximum core current is recommended. Inductance, frequency, and ripple current are related by formula (6), derived from (5):

$$L = \frac{1}{f_{MAX}I_{RPP}} \frac{(V_{IM} - V_{VID})V_{VID}}{V_{IM}}$$
 (6)

where:

L = inductance value

 $f_{MAX}$  = maximum acceptable switching frequency

 $I_{RPP}$  = selected peak-to-peak ripple current

 $V_{IM}$  = maximum input voltage

 $V_{VID}$  = nominal programmed VID voltage

Assuming  $f_{MAX}$  = 250 kHz,  $I_{RPP}$  = 8 A,  $V_{IM}$  = 20 V, and  $V_{VID}$  = 1.25 V, the required inductance value is L = 729 nH. A standard value of 660 nH is available.

The next step is to select the current sensing resistor,  $R_{CS}$ . The restrictions are that (1) the resistance should not be higher than the core converter output impedance defined by Intel's IMVP-2 specification, and (2) the resistance should not be so low that the errors in reading the current sense signal become a problem. The IMVP-2 specification requires that the converter output impedance,  $R_{OUT}$ , be 4 m $\Omega$ . An  $R_{CS}$  value of above one-quarter of the nominal output impedance provides sufficient protection against errors in the current sense signal. The chosen value is  $R_{CS} = 1.5 \text{ m}\Omega$ .

Also, the power dissipation,  $P_{CS}$ , should be calculated to ensure that a properly sized resistor is selected:

$$P_{CS} = R_{CS} I_{O(MAX)}^2 \tag{7}$$

where  $I_{O(MAX)}$  is the maximum output current. In this design example  $I_{O(MAX)} = 19$  A. The resulting dissipation of the current sense resistor is 542 mW.

The final step in finishing the design of the power stage is selecting the output capacitors. There are two primary considerations in choosing those capacitors. The total ESR may not exceed the output resistance required by Intel's IMVP-2 specification. Also the total capacitance must be checked to make sure that it is sufficient to prevent overshoot beyond the voltage step caused by the ESR during a full load transient, according to the formula:

$$C_{O(MIN)} = \frac{L \times (I_{O(MAX)} - I_{O(MIN)})}{R_{OUT} \times V_L}$$
(8)

where  $I_{O(MIN)}$  is the minimum rated current for the normal operation region of the CPU where  $I_{O(MAX)}$  can occur, and  $V_L$  is the voltage applied across the inductor in order to ramp the current in the direction of the load step. The minimum CPU voltage represents a critical performance limit that must not be violated during a load step increase. Therefore, the minimum capacitance must never be less than the calculated value when using  $V_L = V_{I(MIN)} - V_{VID}$  in (8) the voltage applied across the inductor to ramp up the current. However, overshoot would still occur unless the capacitance is greater than the calculated value when using  $V_L = V_{VID}$  in (8). The magnitude of the overshoot is given by:

$$V_{OS} = \sqrt{\frac{L}{C_O} \left[ \left( I_{O(MAX)} + \frac{I_{RPP}}{2} \right)^2 - I_{O(MIN)}^2 \right] + \left[ V_{VID} - R_{OUT} I_{O(MAX)} \right]^2} - V_{VID}$$
 (9)

For this design example, output capacitors with a capacitance of 150  $\mu F$  and a maximum ESR of 20 m $\Omega$  are chosen. Given the target of  $R_{OUT}$  = 4 m $\Omega$ , five capacitors would be needed to achieve a total ESR of not more than 4 m $\Omega$ . The total capacitance of five of these capacitors is 750  $\mu F$ . This capacitance is greater than the value required for a load step increase, even for an input voltage as low as 6 V; but it is less than what is needed to prevent an overshoot for a load step decrease, where only the output voltage is applied across the inductor to ramp down the current to the minimum value. Assuming that the minimum current is zero, the overshoot above  $V_{VID}$  is 89 mV.

#### Design Procedure—Control Circuit Components

The output resistance is implemented by using the proper ratio of two resistors, which connect to the REG pin. One resistor,  $R_D$ , connects to the DAC reference and the other,  $R_C$ , connects to the core voltage. From (2):

$$\frac{R_D}{R_C} = \frac{R_E - R_T - R_{CS}}{R_{CS}} \tag{10}$$

where  $R_T$  is the PCB trace resistance between the current sense resistor and the CPU measurement point.

There is no inherent restriction on the absolute value of either  $R_D$  or  $R_C$ , but values in the single  $k\Omega$  range are recommended. These resistors can now be selected.

-12- REV. 0

A capacitor is required across  $R_C$  to achieve optimal compensation. This ensures that the output voltage does not bounce back temporarily right after a load transient, i.e., the output impedance of the converter is purely resistive. The bounce-back is undesirable because it increases the peak-to-peak deviation in the output voltage. From (3), the optimal capacitance value is:

$$C_{OC} = \frac{C_O R_E}{R_C || R_D} \tag{11}$$

At this point, the exact  $C_{OC}$  value should be selected as close to the calculated one as possible. It is generally recommended to choose the nearest value of  $C_{OC}$  which is not greater than what is calculated. Optionally,  $C_{OC}$  can be chosen first arbitrarily and the values of  $R_D$  and  $R_C$  can be reselected to satisfy the previous two equations.

The output impedance is now set.

The next step in the design is to determine the value of the hysteresis-setting resistor,  $R_A$ , which sets the inductor ripple current.  $R_A$  connects between the RAMP pin and  $R_{CS}$  on the inductor side and is determined by:

$$R_A = \frac{I_{RPP}R_{CS} - V_{IM}t_{D(OFF)}R_{CS}/L}{2I_H}$$
 (12)

where  $t_{D(OFF)}$  is the turn-off delay time of the power converter, including delays through the ADP3422, ADP3415, and the external MOSFETs, and  $I_H$  is a user-programmed current set by a resistor on the ADP3422's HYSSET pin, which sets the current that is hysteretically switched in and out of the RAMP pin. Assuming a turn-off delay of 50 ns and a hysteresis-setting current of 30  $\mu$ A, the calculated value of  $R_A$  is 162  $\Omega$ .

To protect the converter, the hysteretic current limiting should be set. The current limit programming resistor,  $R_{\rm CL}$ , which connects between the CS- pin and the core output is given by:

$$R_{CL} = \frac{k_I R_{CS} (I_{O(MAX)} + I_{RPP}/2)}{3I_H}$$
 (13)

where  $k_I$  is a margin factor for the current limit setting. A typical value for  $k_I$  might be 1.15, which would set the current limit point 15% above the maximum rated core current. Using the preceding design target values, a value of 441  $\Omega$  for  $R_{CL}$  is calculated

In order to optimize the power savings by always using the minimum allowed CPU supply voltage, the IMVP-2 specification introduces two operating-mode-dependent voltage shifts. The first shift is for optimizing the output voltage when the battery-optimized-mode (BOM) VID code is selected. The shift is achieved by connecting a resistor,  $R_{\rm BSHIFT}$ , between the  $\overline{\rm BSHIFT}$  pin and ground. The shift will be used whenever the  $\overline{\rm BOM}$  pin is driven low, indicating that the BOM VID code is selected. The shift is given by:

$$V_{BSHIFT} = \frac{-R_A}{R_{BSHIFT}} V_{VID, BOM} \left( 1 + \frac{R_D}{R_C} \right)$$
 (14)

The second shift is for optimizing the output voltage when the Deep Sleep operating mode is selected in conjunction with either the POM or BOM VID codes. This shift is achieved by connecting a resistor, R<sub>DSHIFT</sub>, between the DSHIFT pin and ground. The shift will be used whenever the DPSLP pin is driven low. The shift is given by:

$$V_{DSHIFT} = \frac{-R_A}{R_{DSHIFT}} V_{VID, BOM} \left( 1 + \frac{R_D}{R_C} \right)$$
 (15)

# PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

The following guidelines are recommended for optimal performance of the ADP3422 and ADP3415 in a power converter. The circuitry is considered in three parts: the power switching circuitry, the output filter, and the control circuitry.

#### **Placement Overview**

- 1. For ideal component placement, the output filter capacitors will divide the power switching circuitry from the control section. As an approximate guideline, considered on a single-sided PCB, the best layout would have components aligned in the following order: ADP3415, MOSFETs and input capacitor, output inductor, current sense resistor, output capacitors, control components and ADP3422. Note that the ADP3422 and ADP3415 are completely separated for an ideal layout, which is only possible with a two-chip solution. This will minimize jitter in the control caused by having the driver and MOSFETs close to the control and give more freedom in the layout of the power switching circuitry.
- 2. Whenever a power dissipating component (e.g., a power MOSFET) is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons for this are: improved current rating through the vias (if it is a current path), and improved thermal performance—especially if the vias extend to the opposite side of the PCB where a plane can more readily transfer heat to air.

## Power Switching Circuitry ADP3415, MOSFETs, and Input Capacitors

- 3. Locate the ADP3415 near the MOSFETs so the parasitic inductance in the gate drive traces and the trace to the SW pin is small, and so that the ground pins of the ADP3415 are closely connected to the lower MOSFET's source.
- 4. Locate at least one substantial (i.e., > ~10 μF) input bypass MLC capacitor close to the MOSFETs so that the physical area of the loop enclosed in the electrical path through the bypass capacitor and around through the top and bottom MOSFETs (drain-source) is small. This is the switching power path loop.
- 5. Make provisions for thermal management of all the MOSFETs. Heavy copper and wide traces to ground and power planes will help to pull the heat out. Heat sinking by a metal tap soldered in the power plane near the MOSFETs will help. Even just small airflow can help tremendously. Paralleled MOSFETs will help spread the heat, even if the on-resistance is higher.

REV. 0 –13–

- 6. An external "antiparallel" schottky diode (across the bottom MOSFET) may help efficiency a small amount (<~1 %); a MOSFET with a built in antiparallel schottky is more effective. For an external schottky, it should be placed next to the bottom MOSFET or it may not be effective at all. Also, a higher current rating (bigger device with lower voltage drop) is more effective.</p>
- 7. The ground pin of the ADP3415 should be connected into the power switching circuitry ground plane, and the VCC bypass capacitor should be close to the VCC pin and connected into the same ground plane.

#### **Output Filter**

#### Output Inductor and Capacitors, Current Sense Resistor

- 8. Locate the current sense resistor very near to the output capacitors.
- 9. PCB trace resistances from the current sense resistor to the output capacitors, and from the output capacitors to the load should be minimized, known (calculated or measured), and compensated for as part of the design if it is significant. (Remote sensing is not sufficient for relieving this requirement!) A square section of 1-ounce copper trace has a resistance of ~500 mW. Using 2~3 squares of copper can make a noticeable impact on a 15 A design.
- 10. Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.
- 11. The ground connection of the output capacitors should be close to the ground connection of the lower MOSFET and it should be a ground plane. Current may pulsate in this path if the power source ground is closer to the output capacitors than the power switching circuitry, so a close connection will minimize the voltage drop.

### **Control Circuitry**

#### ADP3422, Control Components

- 12. If the placement overview cannot be followed, then in order to avoid introducing ground noise from the power switching stage into the control circuitry, the ground pin of the ADP3422 should be Kelvin-connected into the ground plane near the output capacitors. All other control components should be grounded on that same signal ground.
- 13. If critical signal lines (i.e., signals from the current sense resistor leading back to the ADP3422) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals at the expense of making signal ground a bit noisier.

- 14. Absolutely avoid crossing any signal lines over the switching power path loop, described previously.
- 15. Accurate voltage positioning depends on accurate current sensing, so the control signals which monitor the voltage differentially across the current sense resistor should be kelvin connected.
- 16. The RC filter used for the current sense signal should be located near the control components.

Table I. VID Code


VID4	VID3	VID2	VID1	VID0	V <sub>VID</sub>
0	0	0	0	0	1.750
0	0	0	0	1	1.700
0	0	0	1	0	1.650
0	0	0	1	1	1.600
0	0	1	0	0	1.550
0	0	1	0	1	1.500
0	0	1	1	0	1.450
0	0	1	1	1	1.400
0	1	0	0	0	1.350
0	1	0	0	1	1.300
0	1	0	1	0	1.250
0	1	0	1	1	1.200
0	1	1	0	0	1.150
0	1	1	0	1	1.100
0	1	1	1	0	1.050
0	1	1	1	1	1.000
1	0	0	0	0	0.975
1	0	0	0	1	0.950
1	0	0	1	0	0.925
1	0	0	1	1	0.900
1	0	1	0	0	0.875
1	0	1	0	1	0.850
1	0	1	1	0	0.825
1	0	1	1	1	0.800
1	1	0	0	0	0.775
1	1	0	0	1	0.750
1	1	0	1	0	0.725
1	1	0	1	1	0.700
1	1	1	0	0	0.675
1	1	1	0	1	0.650
1	1	1	1	0	0.625
1	1	1	1	1	0.600

-14- REV. 0

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 28-Lead Thin Shrink Small Outline Package (TSSOP) (RU-28)



REV. 0 -15-