

AH5010/AH5011/AH5012 Monolithic Analog Current Switches

General Description

A versatile family of monolithic JFET analog switches economically fulfills a wide variety of multiplexing and analog switching applications.


Even numbered switches may be driven directly from standard 5V logic, whereas the odd numbered switches are intended for applications utilizing 10V or 15V logic. The monolithic construction guarantees tight resistance match and track.

For voltage switching applications see LF13331, LF13332, and LF13333 Analog Switch Family, or the CMOS Analog Switch Family.

Applications

- A/D and D/A converters
- Micropower converters
- Industrial controllers
- Position controllers
- Data acquisition
- Bala acquicition

 Active filters Signal multiplexers/demultiplexers Multiple channel AGC Quad compressors/expanders Choppers/demodulators Programmable gain amplifiers High impedance voltage buffer Sample and hold Features Interfaces with standard TTL and CMOS "ON" resistance match 2Ω ■ Low "ON" resistance 100Ω Verv low leakage 50 pA Large analog signal range $\pm 10V$ peak High switching speed 150 ns Excellent isolation between 80 dB channels at 1 kHz




© 1995 National Semiconductor Corporation TL/H/5659


RRD-B30M115/Printed in U. S. A.

AH5010/AH5011/AH5012 Monolithic Analog Current Switches

January 1995

lease con	erospace specified devices ar tact the National Semicondu butors for availability and speci	ctor Sales	or Sales Soldering Information:		30 m	
nput Voltage	• •	noations.	N Package 10 sec SO Package Vap		200° Phase (60 sec.) 215°	
	H5011/AH5012	30V	oo i ackage vap	Infrared (15 se		220
Positive Analog Signal Voltage		30V	Power Dissipation			500 m
Negative Analog Signal Voltage		-15V	- 15V Operating Temperature		re Range -25°C to +85	
Diode Curren	t al Characteristics анз	10 mA	Storage Temperatu	re Range	−65°C	to +150
Symbol	Parameter	Conditions		Тур	Max	Units
I _{GSX}	Input Current "OFF"	$4.5V \le V_{GD} \le 11V, V_{SD} = 0.7V$ $T_A = 85^{\circ}C$		0.01	0.2 10	nA nA
I _{D(OFF)}	Leakage Current "OFF"	$V_{SD} = 0.7V, V_{GS} = 3.8V$ $T_A = 85^{\circ}C$		0.02	0.2	nA nA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = 1 \text{ mA}$ $T_A = 85^{\circ}C$		0.08	1 200	nA nA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = 2 \text{ mA}$ $T_A = 85^{\circ}C$		0.13	5 10	nA μA
I _{G(ON)}	Leakage Current "ON"	$V_{GD} = 0V, I_S = -2 \text{ mA}$ $T_A = 85^{\circ}C$		0.1	10 10 20	nA μA
r _{DS(ON)}	Drain-Source Resistance	$V_{GS} = 0.35V, I_S = 2 \text{ mA}$ $T_A = +85^{\circ}C$		90	150 240	Ω Ω
V _{DIODE}	Forward Diode Drop	I _D =0.5 mA			0.8	V
rDS(ON)	Match	$V_{GS} = 0V, I_D = 1 \text{ mA}$		4	20	Ω
T _{ON}	Turn "ON" Time	See AC Test Circuit		150	500	ns
TOFF	Turn "OFF" Time	See AC Test Circuit		300	500	ns
CT	Cross Talk	See AC Test Circuit		120		dB
Electric	al Characteristics AH5	011 (Notes 2 and	3)			
Symbol	Parameter	Conditions		Тур	Мах	Unit
I _{GSX}	Input Current "OFF"	11V≤V _{GD} ≤ T _A =85°C	15V, V _{SD} =0.7V	0.01	0.2 10	nA nA
I _{D(OFF)}	Leakage Current "OFF"	V _{SD} =0.7V, T _A =85°C	V _{GS} =10.3V	0.01	0.2 10	nA nA
I _{G(ON)}	Leakage Current "ON"	V_{GD} =0V, I _S = 1 mA T _A =85°C		0.04	0.5 100	nA nA
I _{G(ON)}	Leakage Current "ON"	V _{GD} =0V, I _S T _A =85°C	₃ =2 mA		2 1	nA μA
I _{G(ON)}	Leakage Current "ON"	V _{GD} =0V, I ₅ T _A =85°C	s = -2 mA		5 2	nA μA
r _{DS(ON)}	Drain-Source Resistance	V _{GS} =1.5V, T _A =85°C	I _S =2 mA	60	100 160	Ω Ω
V _{DIODE}	Forward Diode Drop	I _D =0.5 mA			0.8	V
r _{DS(ON)}	Match	$V_{GS}=0V, I_D=1 mA$		2	10	Ω
T _{ON}	Turn "ON" Time	See AC Test Circuit		150	50	ns
T _{OFF}	Turn "OFF" Time	See AC Test Circuit		300	500	ns
СТ	Cross Talk		t Circuit. f = 100 Hz.	120		dB
he device beyor lote 2: Test cor	maximum ratings indicate limits beyond whi id its specified operating conditions. iditions 25°C unless otherwise noted.	Ū	-	lectrical specificatio	ons do not apply v	when operat
lote 4: Thermal	θ_{JA}	STALE OF THE FET SWI	ισι.			
N1	4A, N16A 92°C/W 4A, M16A 115°C/W					





Applications Information

Theory of Operation

The AH series of analog switches are primarily intended for operation in current mode switch applications; i.e., the drains of the FET switch are held at or near ground by operating into the summing junction of an operational amplifier. Limiting the drain voltage to under a few hundred millivolts eliminates the need for a special gate driver, allowing the switches to be driven directly by standard TTL, 5V-10V CMOS, open collector 15V TTL/CMOS.

Two basic switch configurations are available: 4 independent switches (SPST) and 4 pole switches used for multiplexing (4 PST-MUX). The MUX versions such as the AH5010 offer common drains and include a series FET operated at V_{GS} = 0V. The additional FET is placed in the feedback path in order to compensate for the "ON" resistance of the switch FET as shown in *Figure 1*.

The closed-loop gain of Figure 1 is:

$$A_{VCL} = \frac{R2 + r_{DS(ON)Q2}}{R1 + r_{DS(ON)Q1}}$$

For R1 = R2, gain accuracy is determined by the $r_{DS(ON)}$ match between Q1 and Q2. Typical match between Q1 and Q2 is 4 ohms resulting in a gain accuracy of 0.05% (for R1 = R2 = 10 k Ω).

Noise Immunity

The switches with the source diodes grounded exhibit improved noise immunity for positive analog signals in the "OFF" state. With $V_{IN}\!=\!15V$ and the $V_A\!=\!10V$, the source of Q1 is clamped to about 0.7V by the diode ($V_{GS}\!=\!14.3V$) ensuring that ac signals imposed on the 10V input will not gate the FET "ON."

Selection of Gain Setting Resistors

Since the AH series of analog switches are operated in current mode, it is generally advisable to make the signal current as large as possible. However, current through the FET switch tends to forward bias the source to gate junction and the signal shunting diode resulting in leakage through these junctions. As shown in *Figure 2*, $I_{G(ON)}$ represents a finite error in the current reaching the summing junction of the op amp.


Secondly, the $r_{DS(ON)}$ of the FET begins to "round" as I_S approaches I_{DSS}. A practical rule of thumb is to maintain I_S at less than 1/10 of I_{DSS}.

Combining the criteria from the above discussion yields:

$$\label{eq:R1min} \begin{split} R1_{min} &\geq \frac{V_{A(MAX)}\,A_D}{I_{G(ON)}} \end{split} \tag{2a}$$
 or:

whichever is larger.

 $\frac{V_{A(MAX)}}{I_{DSS}/10}$



Applications Information (Continued)

Where:	V _{A(MAX)}	= Peak amplitude of the analog input signal
	A _D	= Desired accuracy

≃20 mA

In a typical application, V_A might $=\pm\,10V,~A_D\!=\!0.1\,\%,$ $0^{\circ}C \le T_A \le 85^{\circ}C$. The criterion of equation (2b) predicts:

$$R1_{(MIN)} \ge \frac{(10V)}{\left(\frac{20 \text{ mA}}{10}\right)} = 5 \text{ k}\Omega$$

For R1 = 5k, $I_S\,\simeq\,$ 10V/5k or 2 mA. The electrical characteristics guarantee an $I_{G(ON)} {\leq 1 \mu A}$ at 85°C for the AH5010. Per the criterion of equation (2a):

$$R1_{(MIN)} \ge \frac{(10V)(10^{-3})}{1 \times 10^{-6}} \ge 10 \ k\Omega$$

Since equation (2a) predicts a higher value, the 10k resistor should be used.

The "OFF" condition of the FET also affects gain accuracy. As shown in Figure 3, the leakage across Q2, ID(OFF) represents a finite error in the current arriving at the summing junction of the op amp.



$$R1_{(MAX)} \leq \frac{V_{A(MIN)} A_D}{(N)}$$

Where: $V_{A(MIN)}$ = Minimum value of the analog

input signal A_D = Desired accuracy

As an example, if N $\,=\,$ 10, A_D $\,=\,$ 0.1%, and I_D(OFF) $\,\leq 10$ nA at 85°C for the AH5010. R1(MAX) is:


$$R1_{(MAX)} \le \frac{(1V)(10^{-3})}{(10)(10 \times 10^{-9})} = 10k$$

Selection of R2, of course, depends on the gain desired and for unity gain R1 = R2.

Lastly, the foregoing discussion has ignored resistor tolerances, input bias current and offset voltage of the op ampall of which should be considered in setting the overall gain accuracy of the circuit.

TTL Compatibility

The AH series can be driven with two different logic voltage swings: the even numbered part types are specified to be driven from standard 5V TTL logic and the odd numbered types from 15V open collector TTL.



Applications Information (Continued)


Standard TTL gates pull-up to about 3.5V (no load). In order to ensure turn-off of the even numbered switches such as AH5010, a pull-up resistor, R_{EXT} , of at least 10 k Ω should be placed between the 5V V_{CC} and the gate output as shown in *Figure 4*.


Likewise, the open-collector, high voltage TTL outputs should use a pull-up resistor as shown in $\it Figure~5.$ In


both cases, $t_{\left(\text{OFF}\right)}$ is improved for lower values of R_{EXT} at the expense of power dissipation in the low state.


Definition of Terms


The terms referred to in the electrical characteristics tables are as defined in *Figure 6*.




















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.